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ABSTRACT
HIGH-SPEED BIPOI.,AR MICROPROCESSOR USAGE FOR
EXTRACTING
A CONSTANT FREQUENCY SIGNAL
-.FROM A PULSE STREAL"\ti
by

LENARD JAY PERSI!'-r
This report presents an initial design effort for a high- speed.,
constant Frequency data extracter., which can be used to identify
and track a particular constant frequency signal in the presence of

other signals.
Several factors must. be included in the design considerations.

The detection and acquisition of the correct signal should be accomplished at high speed to remain as close as possible to real time.
Once detection has occurred., the system should generate a. trackpredict ga.te signal tl1at enables the input line only when the real
input pulse is expected.

If track is lost, which happens whenever

the track-predict gate and input pulse do not occur simultaneously,
the 1n~1ial detection method tnust be r~-entered.

The detectable

frequency should be selectable over a "\vide range of values.
F\urtherm.ore, the system should be able to detect and acquire tb.e

desired signal in the presence of large nurn.bers of interfering signals, yet be flexible enough to adapt easily to other pulse modula-

tion methods.

lV

Because of the above design factors as well as speed,

size,

and cost, a higl1- speed bipolar 1nicroprocessor was selected for the
system implementation,.

---

A microprocessor allows most of the

detection and acquisition to be accomplished in the software, thus
making the system. very adaptable to the host system's requirements.
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CHAPTER ONE
INTRODUCTION AND PROBLEM DEFINITION
This report.. describes the steps in the development of a signal extracter that can be used to detect the presence of a known
signal from among a number of received signals.

These signals

could be modulated radio-frequency waves or pulse returns of
laseTs.

Once the signal is received and demodulated, the problem

is one of determining if the wanted signal is among the received
signals.

If the signal is detected, the next sequence is to generate

a "look" or track gate signal for use by the receiver system.

The

gate would denote the proper time to observe the input for deterrn.ination of information content.

Since the receiver system would

only be observing the input during track- gate time, the information
obtained should be only from the desired signal.
The problem can thus be separated into two modes.

The

process of detection (finding the wanted signal) can be termed
''acquisition" of the real signal.

Once acquisition is achieved: the

problem becomes one of "tracking".

The tracking mode must con-

sist of first predicting a window during which the desired signal
pulse should arrive, and then, if a pulse was received during that
time,· repeating the tracking process.

If a pulse is not received,

acquisition mode is re-entered .
..t\fter the problem of acquisition and tracking are addressed

2

in this research report, the r.nain and · far-reaching concept concerning the applicability of a high-speed bipolar microprocessor is investigated.

The new generation of microprocessors, v1hich have

been in development for many years, are now being released.

The

speed and microprogramability of the bipolar microprocessor now
makes it possible, for the first time, to consider microprocessors
for high- speed,

real time data processing.
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CHAPTER TWO
PREI.JMINARY CONSIDERATIONS
Prior to tJ:l:e_ actual design,

several factors must be considered

-

that determine the method of system implementation.
inclu~e

These factors

the number of interfering signals to be handled, the pulse

repetition frequency (PRF) of the wanted signal, time required for
acquisition,

components,

component availability, and cost.

It is

for the above reasons that this research investigates the feasibility
of using a microprocessor.

This chapter discusses the basis for

selecting the various components used and describes the input signal pulses in detail,

setting the requirements for the system tirr.dng

and total processing speed.

---

II\l"PUT · SIGNAL DESCRIPTION

Shown in l"igure lA is the general characteristics. of the input
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Input Signal Waveforms
Figure 1
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signal.

Sho\vn in Figure lB 1s the conditioned signal.

the time between the wanted signal pulses.
transn~itted

Term tp is

The number of pulses

(true-signal pulses) per second is the Pulse-Repetition
-.-

Rate (PRR).

In our case, the Pulse-Repetition Frequency (PRF) is

equal to the PRR.

The 3-microsecond wide input pulses (Figure lA)

are preconditioned via the input conditioning circuits.

These cir-

cuits stretch the 3-microsecond pulse to 100 microseconds

(Figur~

lB).

All pulses that enter the system undergo the same condition-

ing.

This conditioning creates a. dead ti1ne (ti1ne during which in-

puts are not recognized by the input conditioning circuitry) o£ 97
microseconds.

The system will recognize conditioned inputs (PRF)

and other signals (also conditioned) which occur (during non-dead
titnej and extracts the desired signal.
conditioned de sired signal.
of the desired signal.

Where Pc

Sho'A:n in Figure 2a is the
represents the pulse cycle

Shown in Figure 2b are the random pulses

whjch were conditioned via the input conditioning circuitry.
random pulses are labeled

s1

.

These

Figure 2c shows the total condition-

ed input as being made up of both the desired and random signals.

<~OMPONENT

SE.LECTION

All circuits, except the n~icroprocessor and memory, are
constructed with the 7400 series TTL fa1nily, which \vas chosen
because it .is compatible with the. system requirements.

The micro-

processor is the Intel 3000 Schottky Bipolar LSI Microcomputer;

5
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Desired and Randotn Signal Waveforms
Figure 2
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6

at present, this unit 1s tl1e fastest and one of the few microprocessors that are microprogran'lable.

The architecture of the 3000

system allows it to be adapted to real-time processing more
readjly than almost all second-generation microprocessors.

The

3000 .systetn is TTL compatible, which means interfacing circuits

are kept to a minimum throughout the . ·design.

Software and hard-

\Vare support has been developed by Intel and is available for use
during de sign.
MEMORY SELECTION
There are three types of memory used in this systern.

The

microprocessor's microprogram memory is comprised of a readonly memory (ROM).
high- speed nature.

The R.OM size is 512 x 32 and will be of a
The main memory of the 3000 microprocessor

system is comprised of two kinds of Random-Access Memory (RAM).
Half of the RAM is a high- speed memory and half a low- speed
memory.
system.

This reduces the total cost of the RAM used in this
The total amount of RAM needed depends on the complex-

ity of the acquisition and track programs.

Addition of other sub-

progra.n:1s V\rill also increase the need for more ROM and RAM.
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CHAPTER THREE
SYSTEM DESIGN
As the initia-l step in the system description, an overall view
of the system is given in Figure 3.

The received signal is sent to

the input cor-ditioning and timing circuits where it is conditioned and
stretched.

This circuit 1s constructed with. TTL and is dependent

upon the characteristics of the receiver.

Since the input condition-

ing and timing circuits are not unique to the rest of the system,
ti1ey are not covered in detail.

The input signal description pro-

vides the information needed by the rer.nainder of the system to perform data processing.

SIGNAL DIGITIZING
The function of tl1e first component of the acquisition model
the delta digitizer, is to count the system clock times between data
pulses in the conditioned signal.

The digitizer output is a 12·-bit

word (delta), which allows the system to digitize an interval of

(4$ 096){100 ll s) = 409.6 ms.

1'herefore the lowest PRF that can be

handled . is 2.44 pulses/second and the highest PRF is one pulse/
l0011s (without interfering signals).

10-Kp/s.

This represents a PRF of

The delta digitizer sets a lin1it on the range of PRF' s

that can be l1andled.

In order to handle lower pulse frequencies, a

larger \¥ord length is required.

If higher pulse frequencies are to

be handled, the systerr1 clock rn.ust be increased and the pulse width

I
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of the conditioned input must be· decreased.
DELTl\ ME:tv10RY

After the ~i~e differences (deltas) between input pulses are
digitized, they are stored in memory.

The number of memory

locations needed for deltas is dependent on two major factors.

The

first .factor is the nurnber of pulse cycles needed by the processor
to determine correlation (i.e. the more total signal pulse cycles
observed before acquisition, the less chance of a false track).

The

second factor is the number of Pulses/Pulse cycle the system must
handle (i.e., the greater the number of Pulses/Pulse cycle the

greater the number of deltas betv1een true signal pulses).

This

rneans more deltas must be stored in memory in order to achiev e
acquisition.

In this research report, three pulse cycles are used

for acquisition vvi.th nine rando1n pulses and one data pulse/Pulse
cycle.

This requires a minimum of thirty memory locations for

storing deltas.

Five extra memory locations are used for timing

problems described in Chapter Seven.

Imple1nentation thus requires

thirty fi.ve 12-bit words to store the deltas in the microprocessor
n1en~ory.

.

The operations needed to update the d~lta are described

in tl1e latter part of this research report.
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CHAPTER FOUR
DELTA PROCESSING
Once the deltas are stored in memory the next step is processing of the deltas.
in the following.

The general processing method is described

The actual algorithm used is covered in greater

detail in later paragraphs.

The first case considered is the case

where only the desired signal occurs.

PROCESSING OF SIGNAL WITHOUT NOISE
Figure 4 shows the input pulses and deltas for this simple
case.

PT

__

PO

p2

pl

~::-:~ ±_:~3-

p3

± n2±!!.l----j

Input Signal and Deltas for a simple case.
Figure 4
Ter111.s

Po

through P

the system; p

3

3

are the pulses that have been received by

1s the first pulse received and

most recent) pulse recei ved;' PT
received, whereas

~1,

6z

1

their corresponding pulses;

and
ll

4

Po the last (or

1s a pulse that has not yet been
!J. 3

are the delta intervals between

is the delta or time fro1n

another pulse from the generating source arrives.

Po until

The delta digi-

tizer forrJ.~S three 12-bit ~1ords that contain Ill,
In this case,

n1

= l:lz =

~

= correct

PRF time for pulses.
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Once the microprocessor begins delta ·processing (where the deltas
are stored)

61

is noted to be equal to the correct time.

the ne>.rt delta is _~bserved, it also

j

When

s found to be equal to the cor-

rect time.

'"fhis process continues for three delta intervals

(4 pulses).

After the delta interval level is reached, track mode is

entered to begin prediction of when PT
done by counting down

Once the

l14.

should arrive.
t1

4

This is

counter reaches zero,

tl1e conditioned input is observed to see if a pulse is present.

PROCESSING OF SIGNAL WITH NOISE
The more complex case of extraneous pulses is described in
the following paragraphs.
Cycle case.

Figure 5 shows the five Pulses/Pulse

The true pu]se and deltas in the presence of £cur

other extraneous pulses.

The delta

n~emory

of 35 allows the system

to handle ten pulses/pulse cycle in a manner similar to that of the
five pulses/pulse cycle case.

PT

Po

P1

l2~1~1~1~1~~~~~~j6_1~~~A~10~~-~~~-~~~~~A1~
Input Signals and Deltas for a complex case.
Figu~e

5

12
Here, again,
received with P 0
PT

Po

through P3

are the pulses that have been

being tl1e last (or most recent) pulse received;
~l

is a pulse -that has not yet been received;

are the delta intervals that have been received.
digitized, the deltas are stored in memory.

through

~

15

Once received and

As deltas enter, they

..
are added until the correct sum (TREQ) is found.
ing, "fREQ

If, during check-

is not derived, the system simply waits for new deltas.

If, wl1cn adding delt:ts, TREQ

1s exceeded,

~1

1s dropped and

the remaining deltas are summed in a search for the correct TREQ·
For the case \vhere three pulse cycles are required for acquisiti on, TREQ
is then entered.

must be 1net three successive times.

Track mode

-.
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CHAP1, ER FIVE
SYSTEM ARCHITECTURE
Before 3ys~~!!l software can be developed, the system archtecbJ.re must be devised.

Once the system architecture is designed,

the software can then be developed around it.
is 'the microprocessor system architecture.
four major operating blocks.

Sho\vn in Figure 6
The system contains

This system is comprised of an

Intel Bipolar Microcomputer LSI set.

System architecture is

straightforward and allows almost total operation in software.
1\1ICROPROGRAM

COI'~TROL

UNIT

The Microprogram Control Unit (MCU) is the Intel 3001.

It

controls the sequence in VJ'hict1 microinstructions are fetched from
the microprogram memory.

The MCU contains ne:xrt-address logic

that determines the next m.icroconstruction.

The MCU also con-

tains flag logic, latches, and output buffers.
MITCROPROGRAM READ-ONLY MEMORY
The second major block in the system is the R01.1, microprogram memory.

This RO:NI contains _512 (32-Bit) words.

word is a microinstruction.

Each

The MCU controls which micro-

instruction is sent to the pipeline register via the 9-Bit ADDRESS

IN bus.

The output of the ROM, which is a microinstruction, has

the format shown in Figure 7.

32

512

'

~~~ · .·

cr

r

I

1

I

co

CP ARRAY

c
'~

...

N-

--

~

1-

I

~7
12
MEMORY 12 Vt-

12

'~

~

~

IN

System Architecture
Figure 6
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....

-
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CP ARRAY
FUNCTION

FLAG
LOGIC
FUNCTION

JUMP
FUNCTION

I/0
MEMORY

MASK

FIELD

I

CONTROL

Micro-instruction Word Format
Figure 7
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PIPELINE REGISTER
The third major block is the pipeline register.
register allows

~1_1~

The pipeline

system to operate at a higher speed.

During

an operating cycle, the outputs remain stable and the CP array
functi.ons normally.

While the outputs of the pipeline register are

being held constant, the inputs are allowed to change and move to
the next n1icro-instr1.1ction.

Vv11en the CP array completes a micro-

instruction, the next one i& already at the input of the pipeline
register,

reducing total cycle time.

CEN'TRAL PROCESSING ARRAY
The last major block is the CP array, which is comprised of
six Intel 3002 Central Processing Elements.

Each element contains

all circuits that represent a 2-bit wide slice through the data processing section of the microprocessor system.

The actual CP

array men1ory is small, containing only constants and short-term
mem.ory for the deltas and predict- count-down time.

The output

status block is made up of a number of latches that are enabled
during different times in the program.

The data bus of tl1e CP

array outputs status information regarding its progress during t~e
acquisition mode.

The signal input enters the system at the least

significant bit of the I bus of the CP array.
serial in nature,
needed.

Since the input is

only one bit of the twelve-bit I bus word is

17
CHAPTER SIX
SYSTEM DATA FLOvV
Each

sys~~rp.-

clock ti1ne, the conditioned input signal line

(Figure 2) is observed and a test is performed to see i£ a pulse
has been received.

At this point, the delta word must be processed

and put back into n1emory.

This processing is done via the soft-

ware which. makes up the Delta Digitizer.

The Delta memory is

then checked in order to detect the presence of the real signal.

If

the signal is not detected, the system. waits for more delta information from the delta digitizer.

If acquisition does occur, the Predict

Counter is down counted and tested.
counted once during each system
at

~vhich

The predict counter is down

clock time until it reaches one,

time a track gate signal is generated.

The conditioned

input is then observed and if a signal is present the count-down of
the predict counter and track gate generation subprogram (track .
mode) are re-entered.
mode is entered.

If no signal was present the acquisition

18
CHAPTER SEVEN
SYSTE~v1

The

syst~~

SOFTWARE

_software is divided into three major parts.

1,he

first part consists of the software required to digitize the input
data into a twelve-bit word.
~rare

The second major part is the soft-

required to check for acquisition:· this check also includes

storing of the deltas in memory.

The final portion of the soft"\vare

is the generation of the predict count-down word.
also covers counting down of the predict word.

This subroutine
Once the count-

do\vn word reaches zero, an output bit is generated by the tllicroprocessor for use by the external systems.
DIGITIZER SOFTvVARE
The requirements for the digitizer are that it sample the input signal once during every 100-microsecond cycle tirr1e.

The

soft\vare must then determine if the input data is ''high" and keep
track of the 100-microsecond cycles between each pair of incoming
pulses (highs).

The softv.rare flow chart for the digitizer function

is shown in Figure 8.

After the delta word has been for1ned, it is

stored in one of the 35 memory locations in the CP array n1emory.
The 35 vJ"ord locations are used as a first-in-first-out (FIFO)
storage register.
of FIFO.

The soft ware routine performs some upkeeping

Since maintenance of memory and other specialized

regj sters are straightforvvard in nature, no detailed coverage is

19
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Digitizer FloV\r Chart
Figure 8
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given.

The digitizing operation must be entered every 100 micro-

seconds (a 10-kHz rate) in order to obtain the resolution required
by the system. . Upon entering the program, the first branch test
is to checl< if the input data is a ONE during this 100-microsecond
time.

If the test is NO: then a ONE is added to the total time

being stored by the CTR \Vord.
CTR Count

'\~lord

The CTR count 1s that time from the last input data pulse,
CTR x 100

or:
where

= RT

(2)

CTR = Count Number
RT

After CTR

~s

j

= Real

time between the last input pulse
and present 100 ~s period.

s upcounted, the program waits until the next 100 -

microsecond period before new information can be obtained.

If an

input pulse (Data = 1) occura, another branch condition is entered.
1'est of CTR Count
During test of CTR count, the CTR \Vord is checked to be
sure it is not larger than th.e actttal delta tirr1e (T req) the system
is seeking.
possible.

If CTR is larger than Treq' then acquisition is not
Hence the syste1n is re-init:i.alized.

or eq~al to rrreq

If CTR is less than

(delta count in range), the FIFO stack is updated

and the CTR count is stored in location zero.
reset to zero in preparation for

a;

new delta.

Tl1e CTR is then
At the same time, a

21
new delta signal is generated.

This signal is used by the processor

to initiate check for acquisition.

The system then waits for the

next 100-micro-sec-ond cycle before starting the process again.

FIRST-IN-FIRST-OUT STORAGE REGISTER
In the actual system, the FIFO is implemented as shown in
Figure 9.

35

I•

12

I

.
I-

I-

z

z:
=>

::>

0

0

u
t-·

u

z:

::::>

t-4

0

._

'--

First in First Out
Storage Register
Figure 9
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By using two pointing words, it is not necessary to shift around the
entire 12 by 35 file.
is changed by on_e.• cl1anged by one.

When a new delta is stored the IN COUNTER
When data is removed, the OUT COUNTER is

This saves ha·ving to make 35 different shifts as

data <;ieltas are entered or taken from tl1e stack.
Once a delta has been entered in .. the stack, the microprocessor
begins processing.

The processing uses the remainder of the 100-

microsecond cycle after the delta digitizing has occurred.

If delta

digitization required 10 microseconds 1 then 90 microseconds remain
to look for correlation in the memory stack.

If processing did not

happen at real-time speed (due to noise), the IN and OUT counts
would move apart.

If information is · processed before the IN COUN'T

and OlJT COUNT are 1nore than 35 locations apart,_ no data is lost.
Tl1us,

duri~g

a quiet (no noise) time, data in the stack is worked

down, making room for new input data.

Data would normally be

moved from the stack and operated on by the CP array via the
MCU.

At this point, the acquisition check takes place.

ACQUISITION SOFTvVARE
The acquisition software flow chart is shown in Figure 10.
The program is first entered when the first delta is received from
tl1e digitizer.

Once the program is entered, data must be pulled

from the FIFO stack at a rate such that the stack does not fill up
and lose delta infor1nation.

*

Figure 10

System Software Flow Chart

Note:
4
Co·unt- Down Subroutine
5
Missing Pulse Subroutine

0

24
Accumulated Delta
Once the program is entered, the first calculation made is
that of accumulated- delta (ACC f'l
incremental deltas.

).

This is a running sum of tl1e

The first and second branch tests check ACC t:..

If ACC 6

against the limits of T req·

is less than T req'

suffic~ent

..
deltas have not been received and the · system must wait for a new
delta to add · to the ACC 6

total.

it is tested to check if ACC 6

Once ACC 11

passes the first test,

1s greater than T req·

For a posi-

tive test, the oldest delta is then deleted and the new ACC 11

1s

checked against the limits.
Confidence Count
Before the limit check, the confidence count (CONF COUl\TT)
is set to zero.

If the ACC/1

is equal to T req

the confidence

count ( CON:F COUNT) is increased by one and the ACC!J
zer~.

1s set to

The CONF COUNT 1s then checked to see if it reached

three.

If the CONF COUNT is below three, the system returns

and accumulates any deltas left in the LIFO stack or waits for new
deltas.

At this time, the program is entered aga1n.

Acquisition

occurs when CONF COUNT equals three.
Predict Count
At tl1is point, the predict count-down word is set up.

The

predict count is equal to the nutnber o! 100-microsecond cycles
before the next real pulse should arrive.

Since, at this time, the

-.
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system may have slipped 1n real time, it is necessary to get back
in phase with real time.
(if any are

pre~ent)

This 1s done by first subtracting one

of the deltas in the LIFO stack that have not

yet been processed into an ACC

fj

Next, the predict count 1s checked to see if the count is in
range.

If, at this time, the predict count moves out of range, the

confidence count is reset and the ACC

fj

is set equal to zero.

progran"l. is again entered at the start and processing begins.

The
If

the predict count-down word is in range, another test is made to
see if there are any more deltas available that could be subtracted
from the count.

If there are more deltas in the LIFO stack, the

oldest is subtracted from the predict count-down word and the
count is again range checked.
When there are no more deltas in the LIFO stack, the present
CTR count is subtracted from the predict count.
is then checked to see if it is in range.

The predict count

If the predict count is

less than zero (out of range), the CONF COUNT is reset and ACCfj
is set to zero.

1,he progra.m is then re-entered at the beginning

and processing continueo.

If the predict count 1s in range, the

count-down and missing pulse subroutines are entered.
- Upon entering the count-down subroutine, the predict count is
checked to see if it equals zero.

If the predict count equals zero,

the missing pulse subroutine is entered. If the predict count is not
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equal to zero, a test is made t.c see if a nev1 100-microsecond
cycle has started.
predict count is

Once a new 100-microsecond cycle starts, the

~-o~-

counted by one.

The program then loons
..&.

back and the predict count is tested again.
The missing pulse subroutine checks the input for pulse
arrival.

If a pulse is present, the rnissing pulse count is reset

and the predict count is set.
routine is re-entered.

At this time 1 the count-down sub-

If there is no pulse present, the missing

pulse count is increased by one.

The missing pulse count 1s then

checked to see if it is equal to N, where N is the number of
allovled missed pulses before the program is reset and started over
again.

If tl1e r.nis sing pulse count is equal to l'.J", then the

COUNT is reset and ACCfj

1s set to zero.

program 1s re-entered at the beginning.
did not equal N, then the predict count
subroutine is entered.

COI'~F

At this point, the main

If the missing pulse count
1s

set and the count-down
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CI-IAPTER EIGHT
DIGITIZER PROGRAMMING
In order to show feasibility of using a bipolar microprocessor
in this system, a portion of the digitizer subprogram will be placed
in a micro-instruction sequence.

Oper.ation of this subprogram 1s

described in Figure 8 in the previous chapter.

FIFO storage

register is described in detail in Chapter 7 and will not be considered as part of this coded sequence.
For the purpose of sho'\ving the feasibility of us1ng a bipolar
microprocessor, a simplified flow chart 1s used (Figure 11).

The

flow chart of Figure 11 was microcoded and the final micro-instructions are shown in Figure 12.

.A complete explanation of the pro-

cess used to arrive at the given micro-instructions is contained in
Appendix 3.

Also included in this appendix are the state diagram

and memory map for the digitizer subprogram.
Microcoding of the digitizer is straightforward once the actual
algorithm was developed.

The single jump us·ed throughout the

program for decision making is the JCF command.
put points are indicated in the program.

Input and out-

The I/0 me1nory control

field _(shown Fig. 5) of the ROM is set up to achieve the desired
Inp~t/Output operations as called out via the progratn.

seen, the progran1. itself contains ·two branches.

As can be

Referring to the

-.
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INITIAL
SET UP
R7=0
R9=0
Rl=O
A6=0
M[O]=O

M[l]=O
M[2]=0

ZERO CTR
IN MEMORY

STORE CTR
IN MEMORY

RESET CTR
TO 0

Simplified Flow Diagram of the Digitizer

Figure 11
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F
1
2
3
4
5

CSR-7
CSR-9
CSR-1
ILR-1,AC
LMI-1

FC

K

FF1,HCZ

0
0
0
0
0

AC

COif1EttT

JCR-1
JCR-4
JCR-6
JCR-7
JCR-8

SETTINGS TREQ 2 R7 = 0
F~1 !~fZ_
SETTING CTR = R9 = 0
FF1,HCZ
SETTING Rl = 0
I
FFO,HCZ
SETIING AC = 0
FFl,HCZ
SETTING OUTPUT ADDRESS = 0
UPCOUtiT I NG Rl
OUTPUT AT THIS POINT M[O] +0
R1 = R1 + 1 = 1
CONF COUNT = 0
FF1,HCZ
LMI-1
0
JCR-9
SETTING OUTPUT ADDRESS = 1
UPCOUNTING R1
OUTPUT AT THIS POINT H[1] +0
R1 = R1 + 1 = 2
MP.COUNT = 0
LMI-1
Ffl,HCZ
0
JCR-12
SETTING OUTPUT ADDRE~S = 2
UPCOUNTING R1
OUTPUT AT THIS POINT N[2] +0
R1 = R1 + 1 = 3
PREDICT COUNT = 0
JCR-13
SETTING OUTPUT ADDRESS = 3
LHI-1
.FFl.HCZ
0
UPCOUNTING R1
INPUT FROM HE~RY TO GET TREQ WHICH IS STORED IN H[3], R1 = R1 + 1 = 4
ACM-AC
FFO,HCZ
JCR-14
0
STORING TREQ INTO THE AC
REGISTER AC + TREQ
ORR-7
FFO,HCZ
1
JCR-15
STORING TRE9 IhiO R7
R7 V AC + R = 0 VAC + R7
OR1-AC
FFO,STC
1
CO + I V 0 = I
JCC-1
AC + I V 0 = I. SET C
N0?-7
FFO,HCZ
0
JCF-0
JUMP-BRANCH. C = DATA
DATA= 0, STEP 13; DATA= l. STEP 15
Il.R-9
FF1, HCZ
0
JCC-1
CTR = CTR + 1 + R9
DSM-1
FFO,HCZ
1
EXIT
DECREMENT Rl. Rl = 3
I PRESETTING R1 FOR REENTR¥
E~IT PROGRAMS WAIT UNTIL NEXT 100-~s CYCLE, AND ENTER AT STEP 9.
STEP 16 iS DONE SO THAT STE~ Y CAN BE HADE THE ?OihT OF REENTRY In All CASES.
lLR-9,AC
FFO,HCZ
0
JCC-1
CTR • AC
C'fif + 1 + AC
C:1A
FF1,HCZ
0
JCR-8
TAKE COHPL OF CTR PLUS ONE + AC
1
AlR-7
FFO,STC
JCR-7
(Cfif + 1) + TRE~ + AC
USED TO GENERAl Co
FFO.HCZ
NOP-7
0
JCF-0
JUMP-BRANCH, Co = 1 + TRE~ ~ CTR
Co= 1, STEP 24; Co= 0, TEP 19
CTR > TRESt ZERO CTR I P{ HEf.'IJRY
FF1,HCZ
LMI-1
0
JCC-1
SETTING 0 PUT ADDRESS = 4, R1 + R1 + 1
SETTING AC + 0
CLA-CO,AC
FFO,HCZ
0
JCR-1
OUTPUT AT THIS POINT M[4] +0 CTR IN HEHORY HAS BEEN SET TO ZERO
I
SETTING R9 ~ il
FFO,HCZ
0
JCR-0
CLR-9
PRESETTING FOR REENTRY
DECREMENT R1, Rl = 4
OSH-1
FFO.HCZ
1
JCC-2
PR~SETTING Rl FOR REEMTRY
DECP.EHEriT R1 • R1 = 3
DSM-1
FFO,HCZ
1
EXIT
PRESmiNG R1 for J~EENTRY
EXIT PROGRAM WAIT UNTIL NEXT 100-~s CYCLE AND REENTER AT STEP 9
TRfY > CTR STORE CTR IN MEMORY
FF1,HCZ
LMI-1
0
JCC-1
SE IiG OUTPUT ADDRESS = 4, Rl + R1 + 1
LOADS CTR IH AC REGISTER AND THEN GO
FFO,HCZ
ILR-9,AC
0
JCR-1
THROUGH PRESETS
GO TO STEP 21
OUTPUT AT THIS POINT M(4) +CTR
R1 = R1 + 1 "' 5
I
I

I

6

7

8

9
10
11
12
13
14

15
16
17
18
19
20

21
22
I

23

I

24

25

I
I

I

I
I
I

I

I

!

NOTES: H~O~ = COHF COUNT
M1 = HP COUNT
H 2 = PREniCT COUNT
M 3 = TREQ = R7
H(4 = CTR
CTR z: R9

Fo + L1 &C1
Co &Ro .. F1

CARRY .. TREO > CTR
NO CARRY + CT( > TREQ

Microinstruction Program Listing for the Digitizer
Figure 12

I

I
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program state diagram in Appendix 3, it can be seen that during
initialization,

steps 1 through 7 are used to clear and set up the

required register.s -and memory locations.

From tlris point, the

shortest path to an exit 1s steps 8-14.

This path contains one

input cycle that 1s used to input T req.

Tl1e total time required

1n

this path is:

7 micro-instructions x {instruction operating time) =
7 x 150 ns = 1050 ns

=

1. 05 microseconds.

Ti1e alternate branch follows steps 8 through 12, and 15
through 23,

Instead of steps 19 and 21,

setps 24 and 25 could

have been followed: the total branch time would remain the same.
This longer path is:
14 micro-instructions x {instruction operating timej
14 x 150 ns

= 2100

ns

= 2. 10

microseconds.

=

The longest path

time from re-entry is:
~T

= 14 x

where:

MT

150 ns = 2. 10 rrricroseconds

= maxim.um

time tl1rough subro·utine.

The cornplete digitizer requires 25 micro-instructions, that
use 4. 88o/o of the available micro-instruction n1.emory, \vhich contains 512 n1.icro-instruction words.

The maximum time through the

subroutine represents 2. 10o/o of the total program time.

These two

figures provide some insight regarding the feasibility of implement-

ing larger progra1ns in the micro-instruction ROM rather than
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using the more conventional interpretive programming technique.

-

...

3.2

CHAPTER NINE
SUMMARY,

CONCLUSIONS, AND RECOMMENDATIONS

-.-

This research report presents a n1ethod for extracting
constant frequency signals fro1n a pulse
d~veloped

strean~.

Algorithms were

so that the feasibility of using a microprocessor could

be detern"lined.

The architecture for a bipolar-microprocessor-

based system was then presented.

1,he proposed system uses the

Schottky Bipolar Microprocessor chip family produced by Intel
Corporation.

The microinstruction operations repertoire of the

Intel-farnily of microprocessors is representative of n1ost present
day bipolar microprogrammable microprocessors.

This allows

conclusions reached in regard to the Intel 3000 system to be
applied to the entire family of mic-roprocessors.

For the Intel

3000 systen1, a microinstruction sequence was developed around
the operation and flow chart of the digitizer.

This micro-

instruction sequence, along with the operation time and memory
size, provides the basis for determining the feasibility of using
1nicroprocessors for real-time data processing.
Use of state sequence programming allowed the digitizer
operations to be performed in a mini.m·um amount of time.

This

is a result of processing the next state information and the control
inforn1ation in parallel.

The size of the microprogram memory

33
used was srr1all enough to allow tl1e total digitizer progran1 to
reside in the 512 x 32 ROM memory.

The lirr1iting factors arc

the size of the mi-croprogra1n memory, operations needed in the
program, and the input- output formats used in the program.

A

more optimal, large-scale, real-time processing system would
contain a m.ain program implemented through interpretive pron~ajor

reason for this is the limited size of the

microprogra1n memory.

In any real-time processing system, as

gramming.

The

much of the program as possible should be in the microprogram
tnemory.

In a limited state,

(except for data store),

real-time system, all operations

should take place through state sequencing

in the microprogran1 memory.

This would yield the fastest real-

time processing possible from the system.

As demonstrated

through the state sequence programming of the digitizer, the size
for the microprogram memory required was not prohibitive.
Real-time processing problems can be divided into two major
groups.

One group requires a limited nu1nber of states and has a

minimu1n amount of computation to be .performed; this type is
primarily concerned with state decision-making ~hen given a number
of conditions and signal inputs.

The second major group requires

a larger number of states (due to program size) and a greater
num.b er of computations before decisions can be reached.

This

?A

.J"'%

type of real-time processing problem can only be handled through
the use of a combination of interpretive and state sequence programming.

In

~i~her

case, the ability to microprogram the micro-

processor is the tnaJor factor that q·ualifies the microprocessor for
real-time processing.

The greater the amount of interpretive

program control used, the slower the operating speed of the
systems.

In the caBe where system requirements call for a large

amount of I/0 operations to main r.o.emory and external device, a
multiple rr1icroprocessor system should be considered.
The utilization of microprogrammed microprocessors
provides the best single approach to system-level digital real-time
processing.

Their flexibility,

speed, size, and cost now make

microprocessors a real alternative to hardwired real-time systems.
The

microprogram.n~able

microprocessors are the most feasible for

real-time processing because an instruction set can be defined.
This not only allows custonJ. instructions but also allov/s complete
subprograms and major parts of

otl~er

programs to be contained in

the instruction memory, thereby incre~sing operating speeds.

Use

of the microprocessors requires creation of new software techniques
and algorithms.

Major hard\vare designs and development will

in the area of I/0 interfaces.

?e

The actual system structure will

re1nain somewhat fixed from system-to- system but each new system

-.
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will require development of a new software package.

Thus, it vvill

be the soft\vare programming e11gineers, through their ability and
efficiency in prog-r -amming, that determine the success of the over-

all system.
Although microprocessors provide wide flexibility, both
during and after system design,

care must be exercised to ensure

that software algorithms are of th.e most optimal form.

Use of

microprogrammable microprocessors for real-time processing will
require that new software aids be developed.

Once softw-are aids

sucl1 as syste1n monitors, text editors, macro assemblers, and
co1npilers are developed and released,

soft'.vare development time

could be reduced by as m\.tch as 50o/o.

As software development

progresses, the feasibility of larger real-tirne systems \viii
increase.

36

--

-

APPENDIX 1

Intel 3001
Microprogram Control Unit Data Sheet

--

- SCHOlTKY

The INTEL Bipolar Microcomputer Set
is a family of Schottky bipolar LSI circuits which simplify the construction of
microprogrammed central processors
and device controllers. These processors
and controllers are truly microprogram·
med in the sense that their control logic
is organized around a separate read-only
memory called the microprogram memory. Control signals for the various
processing elements are generated by the
microinstructions contained in the m1cro·
program memory. In the implementation
of a typical central p1 ocessor, as showf'
below, the microprogram interprets
a higher h:\•cl (.\f instru:tions called
macroinstructiOI•S, similar to those
found in a small computer. For device
controllers, the microprogrc;ms directly
implement the required control
functions .

BIPOLAR LSI

The INTEL 3001 Microprogram Control
Unit (MCU) contr~ls the sequence in
which microinstructions are fetclied
from the microprogram memory. Its
functions include the following:
Maintenance of the microprogram
address register.
Selection of the next microinstruction
based on the contents of the microprogram address register.
Decoding and t~sting of data supplied
via several 1nput busses to determine
the microinstruction execution
sequenc\;.
Saving and testing of c&Jrr'r' ot..tput dai:a
froM the central processor (CP) array.
Conuol of carry/shift input data to
the CP array.
Control of microprogram interrupts.

3001
MICROPROGRAM
CONTROL UNIT

High Performance - 70 ns Cycle Time

TTL and DTL Compatible - Fan Out
of 10, Ali Outputs

Fully Buffered Three-State and Open
Collector Outputs
Direct Addressing of Standard Bipolar
PROM or ROM
512 Microinstruction Addressabilit',•
Advanced Organization
9-Bit Microprogram Address Register
and Bus
4-Bit Program la!ch
Two Flag Registers
. Eleven Address Control Functions
Three Jump and Test latch
Functions
16-way Jump and Tes: Instruction
Bus Function
Eight Flag Control Functions
Four Fliig Input Functions
Four Flag Output Functions
40 Pin DiP

""'~"',O"''V

"'Ua"•-au&

MICno
PnOGHAM

Mt:Monv

~"'~ ~ '~ 'r"'-c;)lfl

Figure 1. Block Oiugram of a Typical Svstem

"-t:.'WIO?.'C

Other.rr.embers of the INTEL Bipoldr Microcomputer Set
3002 C~ntral Proces~ir.9 Element
3003 Look-Ahead Carry GeneraTor

3212 Multi-Mode Latch Buffer
3214 Priority Interrupt Control Unit

3226 Inverting Bi-Directional Bus Driver
3601 Standard Schottky Bipolar PROM

-.
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7
sx, 8
PR,

9
10
PRo
11
FC3- 12

SXo

FC2
FO
FC 0
Fc 1

13
14

15
16

Fl
17
ISE - 18
CLK- 19
GNO
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3001

3B~ACo
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37
ACs
36
LD
35
ERA
34
MA8
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31
MAs
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29
MAo
28
MA3
27
MA2
26
MA1
25
EN
24
ACt;
23
AC4
22
AC3
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AC2
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PIN DESCRIPTION
PIN

SYMBOL

NAME AND FUNCTION

TYPE(1J

1-4

PX4-PX7

Primary Instruction Bus Inputs
Data on the primary instn;ction bus is tested by the JPX function to
determine the n~xt microprogram address.

active LOW

5, 6, 8, 10

SXo-SX3

Secondary Instruction Bus Inputs
Data on the secondary instruction bus is synchronously loaded into the
PR-Iatch whil~ the data on tha PX-bus is being tested IJPX). During a
~ubsequent cycle, the contants of the PR-latch may be tested by the
JPR, JLL, or JAL f\.lnttions to determine the next microprogram address.

active LOW

7, 9, 11

PR 0 -PR 2

PR-Latch Outputs
The PR-Iatch outputs are asynchronously enabled by the JCE function.
They can be used to modify microinstructions at the outputs of the
microprogram memor" or to provide additional control lines.

open collector

12, 13, 15,
16

FC0 -FC3

Flag Logic Control Inputs
The flag logic control inputs are used to cress-switch the flags (C and Z)
with the flag logic input (FI) and the flag logic output (FO).

14

FO

Flag Logic Output
The outputs cf the flags (C and Z) are multiplexed internally to form the
common flag logic output. The output may also be forced to a logical 0
or logical 1.

active LOW
three-state

17

Fl

Flag Logic Input
The flag logic input is demultiplexed internally and applied to the inputs
of the flags (C and Z). Note: the flag input data is saved in the F-latch
when the clock input (CLK) is low.

active LOW

18

ISE

Interrupt Strobe Enable Output
The interrupt strobe enable output goes to logical 1 when one of the JZR
functions are selected (see Functional Description, page 6). It can be used
to provide the strobe signal required by the INTEL 3214 Priority Interrupt
Control Unit or other interrupt circuits.

19

CLK

Clock Input

20

GND

Ground

21-14,
37-39

ACo-ACs

Next Address Control Function Inputs
All jump functions are selected by these control lines.

25

EN

Enable Input
When in the HIGH state, the enable input enables the microprogram
address, PR-Iatch and flag outp.uts.

26-29

MAo-MA3

Microprogn1m Column Address Outputs

three· state
three-state

30-34

M~-MA 8

Microprogram Row Address Outputs

35

ERA

Enable Row Address Input
When in the LOW state, the enable row address input independently
disables the microprogram row address outputs. It can be used with the
INTEL 3214 Priority Interrupt Control Unit or other interrupt circuits
to facilitate the implementation of priority interrupt systems.

36

LD

Microprogram Address Load Input
When in thtJ active HIGH state, the microprogram address load input
inhibits all jump functions and synchronously loads the data on the
instruction busses into the microprogram register. However, it does not
inhibit the operation of tt1e PR·Iatch or the generation of the interr&Jpt
~trobe enable.

40 -

vee

+S Volt 3upply

(1) Active HIGH unless otherwise specified.

\.
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LOGICAL DESCRIPTION
The MCU performs two major control
functions. First, it controls the sequence
en which microinstructions are fetched
from the microproyram memory. For
this purpose, the MCU contains a microprogram address register and the
associated logic for selecting the next
microinstruction address. The second
function of the MCU es the control of
the two flag flip-flops that are included
for interaction with the carry input and
carry output logic of the CP array.
The logical organization of the MCU
is shown in Figure 2.

In order to minimize the pin count of
the MCU, and reduce the complexity of
the next address logic, the microprogram
address space is organized as a two
dimensional array or matrix. Each
microprogram address corresponds to
a unit of the matrix at a particular
row and column location. Thus, the 9bit microprogram address is treated as
specifying not one, but twc addresses the row address in the upper five bits
and the column address in the lower
four bits. The address matrix can there·
fore contain, at most, 32 row addresses
and 16 column addresses for a total of
512 microinstructions.

NEXT ADDRESS LOGIC

possible jump target addresses are referred
to as a jump set. Each type of MCU
address control (jump} function has a
jllmp set associated with it. Appendix
C illustrates the jump set for each
function.
FLAG LOGIC
The flag logic of the MCU provides a
set of functions for saving the current
value of the carry output of the CP
array and for controlling the value of
the carry input to the CP array. These
two distinct flag control functions are
called flag input functions and flag
output functions.

The next address logic of the MCU
makes extensive use of this two component addressing scheme. For example,
from a particular row or column
address, it is possible to jump uncon·
ditionally in one operation anywhere in
that row or column. It is not possible,
however, to jump anywhere in the
address matrix. If fact, for a given location in the matrix, there is a fixed sub·
set of microprogram addresses that may
be selected as the next address. These

The next address logic of the MCU pro·
vides a set of conditional and uncondi·
tional address control functions. These
address control functions are used to
implement a jump or jump/test opera·
tion as part of ev!ry microinstruction.
That is to say, each microinstruction
typically contains a iump operation field
that !pecifies the address control
function, and hence, the next micro·
program addl'ess.

The flag logic is comprised of two
flip-flops, designated the C-flag and the
Z·flag, along with a simple latch, called
the F·latch, that indicates the current
state of the carry output line of the
CP array. The flag logic is used in con·
junction with the carry and shift logic
of the CP array to implement a variety
of shift/rotate and arithmetic functions.

r-----r-t·-Tittt-ISE

II

AC6
ACS

ERA

MAR--- MA4

J

OUTPUT
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FUNCTIONAL DESCRIPT;QN
ADDRESS CONTROL FUNCTIONS
The address control functions of the
MCU are selected by the seven input
lines designated AC0 -AC6 . On the
rising edge of the clock, the 9-bit micro·
program address generated by the next
address lagic is loaded into the microprogram address register. The next
microprogram address is deli11ered to the
microprogram memory \lia the nine
output lines designated MAo-MAa. The
microprogram addres~ outputs are or·
ganized intc.. row and column addresses
as:

MAo-MA3, as the next
address
JZR

Jump to zero row.
ACo-AC3 are used to
select 1 of 16 column
addresses in row 0 , as the
next addrells.

JCR

Jump in current r~w.
ACo-AC3 are used to
sele'::t 1 of 1f addresst:s
in the current row, specified by M~-MA 8 , as
the next address.

JCE

Jump in current column/
row group and enable
PR-Iatch outputs. AC0 AC2 are used to setect 1
of 8 row addresses in the
current row group, specified by MA7 -MA8 , as
the next row address. The
current column is speci·
fied by "MAo-MJ!.3. The
PR-Iatch outputs are
asynchronously enabled.

MAa MA7 MAs MA 5 M~
row address
MA3 MA 2 MA 1 MAo
column address

Each address control function is specified by a unique encoding of the data on
the function input lines. From three to
five btts of the data specify the par·
ticulat function while the remaining bits
are used to select part of either the row
or column address desired. Function
cooe formats arf' given in Appendix A,
"Address Control Function Summary."
The following is a detailed description
of each of the eleven address control
functions. The symbols shown below
are used throughout the description to
specify row and column addresses.
Symbol

Meaning
5-bit next row address
where n is the decimal row
address.

COin

4-bit next column address
where n is the decimal
column address.

JCC

Jump in current column.
ACo-AC4 are used to
Sf:lect 1 of 32 row ad·
dresses in the current
column, specified by

Jump/test Z-flag. Identical
to the JCF function deteribed abo•1e, e>~.cept
that the Z·flag, rather
than the C-flag, is used to
select. the ne,.t column
address.

PX-BUS AND PR-LATCH CONDI·
TIONAL ADDRESS CONTROL
(JUMP/TEST) FUNCTIONS

The jump/test flag functions use the
current microprogram address, the contents of the selected flag or latch, and
several bits from the address control
funl'tion to generate the next micro·
program address.
Mnemonic

Function Description

Mnemonic

Function Description

JFL

Jump/test F-Latch.
ACo-AC3 are used to
select 1 of 16 row ad·
dresses in the current
row group, specified by
MAa. as the next row
address. If the current
column group, specified
by MA3, is colo-col7,
the F-latch is used to
select col2 or col3 as the
next column address. If
MA3 specifies column
group cola-col15• the
F-latch is used to select
col1o or col11 as the
next column ilddrcss.

JPR

Jump/test PR-Iatch.
ACo-AC2 are used to
select 1 of 8 row ad·
dresses in the current
roYt group, specified by
MA7 and MAs, as the
next row address. The
four PR-Iatch bits are
used to select 1 of 16
possible column ad·
dresses as the next
column address.

Mnemonic

Function. Description

JLL

Jump/test leftmost PR·
latch bits. ACo-AC2 are
used to select 1 of 8 row
addres~es in the current
row group, specified by
MA7 and MA8 , a~ the
next row address. PR2
and PR3 are used to

FLAG CONDITIONAL ADDRESS
CONTROL (JUMP/TEST)
FUNCTIONS

The jump functions use the current
microprogram address (i.e., the contents
of the microprogram address register
prior to the rising edge of the clock) and
several bits from the address control inputs to generate the next microprogram
address.
Function Description

JZF

The PX-bus jump/test function uses the
data on the primary instruction bus
(PX4-PX7), the current mircoprogram
address, and several selection bits from
the address control function to generate
t~e next microprogram address. The
PR-Iatch jump/-test function!> usc the
data held in the PR-Iatch, the current
microprogram addres~. and several st~lec
tion bits from the addr~ss control
function to generate the next micro·
program address.

UNCONDITIONAL ADDRESS CONTROL (JUMP) FUNCTIONS

Mnemonic

row group, specified by
MA7 and MAa. as the
next row address. If the
current c~lumn group
specified by MA3 is
colo-col7, the C-flag is
used to select col 2 or
col3 as the next column
address. If MA3 specifies
column group cola-col 15 ,
the C-flag is used to select
col1o or col11 as the next
coltJmn address.

JCF

Jump/test C-flag.
ACo-AC2 are used to
select 1 of 8 row ad·
dresses in the current

-.
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s2lect 1 of 4 po~sible
column a~dresses in col4
through col7 as the next
column address.
JRL

JPX

Jump/test rightmost PRlatch bits. ACo and AC1
arc used to select 1 of 4
high-order row addresses
in the current row group,
specified by MA 7 and
MAs, as the next row
eddress. PRo and PR1 are
used to select 1 of 4 possible column addresses in
col12 through col15 as the
next column address.
Jump/test PX-bus and
load PR-Iatch. ACo and
AC1 are used to select 1
of 4 row addresses in the
current row g• oup, spt-cified by MAs-MAs as the
next row address. PX4PX7 are used to select 1
of 16 possible column
addresses 3s the next
column address. SXoSX3 data is locked in the
PR-Iatch at the ri~ing
edge of the clock.

Fl.AG CONTROt FUNCTIOrJS
The flag control functions of the MCU
are selected bv the four input lines
designated FCo-FC3. Function code
formats are given in Appendix 8, "Flag
Control Function Summary."
The following is a detail£-d description
of each of the eight flag control
functions.
FLAG

U~PUT

CONTROL FUNCTIONS

The flag input control functions select
which flag or flags will be set to the current value of the flag input ( F I) line.
Data on Fl is stored in the F-latch when
the clock is low. The content of the Flatch is loaded into the C and/or Z flag
Otl the rising edge of the clock.
Mnemonic

Function Description

scz

Set C-flag and Z·flag to
Fl. The C-flag and the Zflag are both set to the
value of Fl.

STZ

Set Z·flag to F I. The Zflag is set to the value of
Fl. The C·flag is
unaff2cted.

STC

Set C·flag to FI. The Cflag is set to the value of
Fl. The Z flag is
unaffected.

HCZ

Hold C-flag and Z-flag.
The valuP.s in the C-flag
and Z-flag are unaffected.

FLAG OUTPUT CONTROL
FUNCTIONS
The flag output control functions
select the value to which the flag out·
put (FO) line will be forced.
Mnemonic

Function Description

FFO

Force FO to ·o. FO is
forced to the value of
logical 0.

FFC

Force FO to C. FO is
forced to the value of
the C-flag.

FFZ

Force FO to Z. FO is
forced to the value of
the Z-flag.

FF1

F.orce FO to 1. FO is
forced to the value of
logical 1.

LOAD AND INTERRUPT
STROBE FUNCTIONS
The load function of the MCU 1s controlled by the input liile designated LD.
If the LD line is active HtGH at the
rising edge of the clock, the data on
the primary and secondary instruction
busses, P-"4-PX7 and SXo-SX3, is
loaded into the microprogram addres:.
register. PX4 -PX 7 are loaded intu
MAo-MAJ and SXo-SX3 are loaded
into M~-MA7. The high-order bit of
the microprogram address register M/\a
is set to a logical 0. The bits from the
primary instruction bus select 1 of 16
possible column addresses Likewise,
the bits from the secondary instruction
bus sele.:t 1 of the first 16 row cddrrsses.
The interrupt strobe enable of the MCU
is available on the output line designated
ISE. The line is placed in the active high
state whenever a JZR to col1s is selected
as the address control function. Customarily, the start of a macroinstruction
fetch se~uence is situated ar rowo and
col1s so that the INTE:L 3214 Priority
Interrupt Control Unit may be enabled
at the beginning of the fetch/execute
cycle. The priority interrupt control
unit may respond to the interrupt by
pulling the enable row address (ERA)
input line down to override the selected
next row address from the MCU. Then
by gating an alternative next row address
on to the row address lines of the microprogram memory, the microprogram
may be forced to enter an interrupt
handling routine. The alternative row
address placed on the microprugram
memory address lines does not alter
the contents of the microprogram
address register. Therefore, subsequent
jump functions will utilize the row
address in the register, and not the
alternative row address, to determine
the next microprogram address.
Note, the load function always ~verrides
the address control function on ACoACs. It does not, however, override the
latch enable or load sub-functions of the
JCE or JPX instruction, respectively. In
addition, it does not inhibit the interrupt
strobe enable or any of the flag control
functions.

-.
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D.C. AND OPERATING CHARACTERISTICS
ABSOLUTE MAXIMUM RATINGS"
Temperature Under Bia~ . . • . • • . • . • • • • • • • • • • • • . • . • • • • • • • • • • • • • • • • • • . • . . . • • . . • • • • . . • . • • Q°C to 70°C
Storage Ten1perattJre . .
All

Out~t

and Supply

All Input Voltages

• •• . •.• . •.••.• •. •• . •••.••••• • •••••••.•.•••••..••..••••••• -i)5°C to +160°C

Voltage~

• • • . . • • . . . • . • . • • • • • • • • • • • • • • • • • • • • ••...•.•••.•..•••.•.

-o.sv to +7V

•. ..• . ••.•• • ..•• - •••••.••••••••••• • ••••.••.••... . • .•••.•..••.. -1.0V to +5.5V

Output Currents . . • . . . . . • . . • . • . • . . • • • • • . • • • • . • • • • • • • • • • . . . . • . . . . . . . . . . . . . . . • • . . . . . . . . 100 mA
•cOMMENT: StressaJ aoove those listed under ..Absolute Maximum Ratings .. may cwse permanent damage to the device. This is a stren rating only
and functional operation of the device at these or anv other conditions above those indicated in the o~rational sections ot this specificatian is not
imp!ied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

TA.,. 0°C to 70°C
SYMBOL

PARAMETER

Vc

Input Clamp Voltage (All
Input Ptns)

IF

Input Load Current:
CLK Input
EN Input
All Other Inputs

TVPC1l .

-().15

-o.1

-0.05

Input Leakage Current:
CLK
EN Input
All Other Inputs

lA

VTH

Input Threshold Voltage (All
Input Pins}

Icc

Power Supply Current

VoL

UNIT

CONDITIONS

v

Vee= 4.75V, lc = -5 mA

mA
mA
rnA

Vee= 5.25V, VF = 0.45V

p.A
p.A

Vee = 5.25V, VA = 5.25V

IIA

v

Vee=

s.ov

~

2

180

rnA

Output Low Voltage
(All Output Pins}

0.40

v

Vee= 4.75V, lot= 15 mA

VoH

Output High Voltage
(MA0 - MAs. ISE, FO)

3.0

v

Vee= 4.75V, loH = -1 mA

los

Output Short Circuit Current
(MA0 -MAs, ISE, FO)

25

rnA

Vee=

lo(off)

Off-State Output Current:
PA 0 - PR 2 , MA 0 -MA 2 FO
MA()- MA8 , FO

p.A
p.A

Vee= 5.25V, Vo = 0.45V
Vee= 5.2f>V, V0 = 5.2bV

NOTES:
(1) Typi~l

(2) EN

values are for T A • 25° C and nominal supply voltage.
input grounded all other inputs and outpuu open.

Vee = 5.25V ' '

s.ov

-.
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A.C. CHARACTERISTICS AND WAVEFORMS
PARAMETER

SYMBOL

TYP(U

UNIT

tcv

Cycle Time

7012,

ns

twp

Clock Pulse Width

25

ns

Control and Data Input Set-Up Times:
LD, AC0 -ACs
FC0 ,FC 1

tsF
tsK

SX 0 -SX 3 , PX 4 -PX 7
Fl

tsx
ts1

..

5

ns

0

ni

30

ns

10

ns

0

ns

Control and Data Input Hold Times:
LD, AC0 -AC 6

lHF
.fHK

FC0 , FC1

0

ns

tHx

SX 0 -SX 3 , PX 4 -PX 7

20

ns

tHI

Fl

15

ns

teo

Prcpagation Delay from Clock Input (CLK) to Outputs
(MA0 -MAg, FO)

30

ns

tKo

Propagation Delay from Control Inputs FC2 and FC3
to Flag Out (FO)

20

ns

tFo

Propagation Delay from ...;ontrol Inputs ACo-ACs to
Latch Outputs (PRo-PR2)

30

ns

teo

Propagation Delay from Enable Inputs EN and ERA to
Outputs (MA0 -MAg, FO, PRo-PR2)

25

m

lfl

Propagation Delay frorn Control :np1.1ts ACo-ACs to .
Interrupt Strobe Enable Output (ISE).

30

ns

c,N

Input Capacitance

pF

Cour

Output Capacitance

pF

NOTE :
(1) Typical vnlues are for T A • 25° C and nominal supply voltage.
(2) Measured with ~im"lated !>"delay microprogram memory. Minimum obtainable tcy is 70 + tACC nanoseconds v.nere tACC i:; the microprogram rremory acc.css t1me.

TE:ST CONDITIONS:
Input pulse amr'llitude of 2.5 volts.
Input rise and fall times of 5 ns between 1 volt and 2 volts.
Outpllt loading of 15 mA and 50 pF.
Speed measurement~ are taken at the 1.5 volt level.

TEST LOAD CIRCUIT:

Ve~:

soon
OUT~
63pF

-

_l

60011

I

-i

45

"3001 WAVEF:_O:_:R~M--S_ _ __

CLK
CLOCK INPUT

EN, ERA
Er'.IABLE INPUTS

MAo-M~t MEMORY

~~~~~SS OUTPUTS

:g~-:~S ~~NTROL
INPUTS

PRo·PRA2TCH
OUTPUTS
..PR' l

FC0 -FC3
FLAG CONTROL
INPUTS

Fl
FLAG INPUT

FO
FLAG OUTPUT

ISE
E!E
INTERRUPT STRO
ENABLE OUTPUT

SXo-PX7
INSTRUCTION
BUS INPUTS

-.
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APPENDIX A ADDRESS CONTROL FUNCTtON _SUMMARY

- -- .. --MNEMONIC

FUNCTION

DESCRIPTION
ACe 5

NEXT ROW

3

2

1

0

d4
0

d3

d2

d,

do

d3

d2

d1

do

d4
0

d3

d2

d,

0

d2

d3
0

4

d3
0

d2
0

d1
0

do
0

m3

m2 m,
d2 d,

mo

d3

do

ma m7

ms

ms m4

d3

d2

d1

do

d,

do

rna

m7

d2

d1

do

m3

m2 m,

mo

d2

d,

d2

d,

do

m3

0

d,

m7

d2

d1

do

ml

0

c

d2

d,

do

ma
rna
rna

d3

d2

do
do

m7

d2

d1

do

m3

0

z

d2

d,

do

m7

d2

d,

do

P3

P2

d2

d,

do

m7

d2

d,

do

0

d1

do

d,

do

0

0

JZR

Jump to zero row

0

1

JCR

Jump in current row

0

JCE

Jump in column/enable

JFL

Jump/test F·latch

0

JCF

Jump/test C·flag

0

JZF

Jump/test Z·flag

0

JPR

Jump/test PH-latches

0

JLL

Jurnp/test left PR bits

0

JRL

Jump/test right PR bits

1

d,

JPX

Jump/test PX·bus

0

d,

0

SYMBOL

MEANING

dn

Data on address control line n
Data m microprogram adOI'ess register bit n
Data in PR-Iatch bit n
Data on PX·bus lme n (active LOW)
Contents of F-latch, C·flag, or Z·flag, respectively

Pn

Xn

i, C,l

APPENDIX B
TV PC:

Flag
Input

TYPE

Flag
Output

0

r

.

SYMBOL

m7

do

ma

m7

DESCRIPTIOtJ

Fc 1

0

scz

Set C-flag and Z-flag to f

0

0

STZ

Set Z-flag to f

0

1

STC

Set C·flag to f

HCZ

Hold C·flag and Z·flag

0

DESCRIPTION

MNEMONIC

FC3

2

FFO

Force FO to 0

0

0

FFC

Force FO to C-flag

0

1

FFZ

Force FO to Z-flag

FF1

Force FO to 1

LOAD
FUNCTION
LD

~

rna
rna
rna

FLAG CO,..fl'ROL FUNCTION SUMMARY
MNEMONIC

MA8

7

6

5

4

X3

X2

MA3

2

1

0

see Appendix A

see Appendix A
0

0

NEXT COL

NEXT ROW

x,

X()

X7

xs

MEANING
Contents of thf. F-latch
Data on PX- or SX·bus line n (active LOW)

MA3 2

5

Jump in current column

0

NEXT COL

6

JCC

mn

MA8 . 7

4

X5

lC4

ms

X7

xa

0

do

P1

Po

P3

P2

P1

Po

xs

X4

-.
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A~PENDD<

C

JUMP SET DIAGRAMS

JCC
Jump in Current Column

JZR
Jump to Zero Row

rowo ~ B
og88818888888800

The following ten diagrams illustrate
the jump set for each of the eleven
jump and jump/t!st functions of the
MCU. loc:Jtion 341, indicated by the
black square, represents one current
row (row21) and current column (cols)
address. 1"he blue boxes indicate the
microprogram lor,ations that may be
selected by the particular function as
the next address.
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888:
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ll..JOOGOCOOOO

ooono • .Jcooo~~ca~

OIJOOC'. OOOOOOOO

oooan• aooooDco

ooom: • ::~ooor.o"Jarx:J

~31~ 8R&~BiagBBB88RBB

·colot current
I

t

col16

column

JFL
Jump/Tr.t F·Latch

JCF, JZF
Jump/Test C-FI&G
Jump/Test Z-Fiag

JCR
Jump in Cu"ent Row

current
row

eroup

Ms

1

I \

JrX

JLL
~'ump/Test

Left Latch

Jump/Tnt PX-Bus
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SCHOTTKY
BIPOLAR LSI
MICROCOMPUTER
SET

The INTEL Bipolar Microcomputer Set
is a fam•lv of Schottky bipolar LSI circuits which simplify the construction of
microprogrammed central processors
and devict controllers. These processors
and controllers are truly microprogrammed in the sense that their control
logic is organ ized around a separate
read·only memory called the micro·
· program memory. Control signals for
the various processing elements are
generated by the microinstructions
contained in the m•croprogram memory.
In the implementation o f a typical
central processor, as shown below, the
rnicroprogrdm mterprcts a higher level
of instructions called macroinstructions,
similar to those found m a small com·
puler. For dev1ce controllers, the
microprograms dtrectly implement the
requir-Ld control fl.lnctions.

The INTEL 3002 Central Processing
Element contain5 all of the circuits that
represent a 2·bit wide slice through the
data proces!>ing section of a digital computer. To construct a complete central
processor for a given word width N, it
is simply necessary to connect an array
of N/2 CPE's together. When wired
together in such an array, a s~t of CPE's
provide the following capabilities:
2's complement arithmetic

3002

CENTRAL
PROCESSING
ELEMENT

High Performance - 100 ns Cycle Time
TTL and DTL Compatible
N·Bit Word Expandable Multi-Bus
Organization
3 Input Data Busses
2 Three·State Fully Buffered Output
Data Busses
11 General Purpose Registers
Full Function Accumulator

·

lndependtmt Memory

Logical AND, OR, NOT and
exclusive·O R

Addres~

Regiue.r

Cascade Outputs for Full Carry
Look-Ahead

Incrementing and decrementing
Shifting left or right

Versatile Functional Capability
8 Functicn Gro~ps
OYer 40 Useful Functions
Zero Detect <md Bit Test

Bit testing and zero detection
Carry look·ahead generation
Muitiple data and address.busses

Single Clock
28 Pin DIP

·--- ·--- - .. -- --------CON~t\OL TO
Mt.MOHV atO

-·--MtMUA"

"' n ~'''- •"-

""lS

~

-~

-- ---

' " ' ' .. 1S\1'!1.

tt•M'""'''~""

,~,

\

\
MICRO
PHOORI'.t.ll

MEMonv

\
\NS1'RUC1'\0N BUS

Figure 1. Block Oicgram of • Typical System

- -

~\\0""-

W.'CW.O~'(

'Olio.'""" ~~OWl.
'O'C.....,\C'C.-.;.

-------- -----------

Other members of the INTEL Bipol~r Microcomputer Set:
300•1 Microprogram Control Unit
3214 Priority Interrupt Control Unit
3003 Look·Aheild Carry Generator
3226 Inverting Bi-Directional Bus Driver
3212 Multi·Mode Latt:h Buffer
3301 Schottky Bipolar ROM (256 x 4)
«:>Intel Corporation, 1974

t)"'' Jl..

3304A Schottky Bipolar ROM (512 x 8)
3601 Schottky Bipolar PROM (256 x 4)
3804 Schottky Bipolar PROM (512 x 8)
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· PIN DESCRIPTION
PIN

SYMBOL

1, 2

lo-11

NAME AND FUNCTION

TYPE(l)

External Bus Inputs

Active LOW

The external bus inputs provide a separate input port for external input
devices.

3,4

Mask Bus Inputs

Active LOW

The mask bus inputs provide a separ-ate input port for the microprogram
memory, to allow mask or constant entry.

5,6

X,Y

Standard Carry look·Ahead Cascade Outputs
The cascade outputs allow high speed arithmetic operations to be
performed whpn they are used in conjunction with the INTEL 3003
Look·Ahead Carry Generator.

7

co

Ripply Carry Output
The ripple carrv output is only disabled during shift right operations.

Active LOW
Three·state

8

RO

Shift Right Output
The shift right output is only enabled during shift right operations.

Active LOW
Three-state

9

Ll

Shift Right Input

Active LOW

10

Cl

Carry Input

Active LOW

H

EA

Memory Addrects Enable l,nput
When in the LOW state, the mern01y address enable input enables the
memory address outputs (Ao-A1 }.

Active LOW

1:?-13

Ao-A1

Memory Address Bus Outputs
The memory address bus outputs are the buffered outputs of the
memory address register (MAR).

Active LOW
Three·state

14

GND

Ground

15-17,
24-27,

F0 -F 6

Micro-Function Bus Inputs
The micro-function bus inputs control ALU function and register
selection .

18

19-20

· CLK
Do-D1

21-22

Clock Input
Memory Data Bus Outputs
The memory data bus outputs are the buffered outputs of the full
function accumulator register (AC).

Active LOW
Three-state

Memory Data Bus Inputs
The memory data bus inputs provide a separate input port for
memory data.

Active LOW

M~mory

23

ED

Data Enable Input
When in the LOW state, the memory data enable input enables the
memory data outputs (Do-D1)

28

Vee

+5 Volt Supply

NOTE .

1. Active ttl GH, unless otherwise specified.

Active LOW
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LOGICAL DESCRIPTION
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The CPE provides the arithmetic, logic
and register functions of a 2-bit wide
slice through a microprogrammed central
processor Data from ex tern a I sources
such as main memory, is brought into
the CPE on one of the three separate input busses. Data being sent out of the
CPE to external devir.es is carried on
either of the two output busses. Within
the CPE, 1ata is stored in one of eleven
scrc.tchpad register~ or in the accumulator. Data from the input busses, the
registers, or the accumulator is available
to the arithmetic/ logic section (ALS)
under th~ ..:ontrol of two internal multi·
plexers. Additional inputs and outputs
are included for carry propal)ati\ln,
shifting, and micro-function select ion.
The complete logical organization of the
CPE is shown below.

ALS and is also available via a threestate output buffer on the D-bus
outputs. Conventional usaqe of the
D·bu~ is for data being se~t to the
external main memory or to external
1/0 devices.

MICRO-FUNCTION BUS AND
DECODER

The ALS is capable of a variety of
arithmetic and logic operations, including 2's complement addition, incrementing, and decrementing, plus
logical AND, inclusive-OR, exclusiveNOR, and logical complement. The
result of an ALS operation may be
stored in the accumulator or one of the
scratchpad registers. Separate left input
and right output lines, designated Ll
and RO, are dvailable for use in right
shift operations. Carry input and carry
output lines, designated Cl and CO are
provided for normal ripple carry propaga·

The seven micro-function bus input
lines of thP. CPE, desi gnated Fo-Fs,
are decoded int '!rnally to select the
ALS funct ion, generate the scratchpad
adrtress, and control the A and 8
multiplex ers.
M-BUS ArJO I-BUS INFUTS
Tt-.e M-bus input§ dre drrcmg~d to bring
data from an external maan memory
into the CPE . Data on the M·bus is
multiplexed internally for input to
the ALS.
The 1-bus inputs are arranged to bring
data from an external 1/0 system into
the CPE. Data on the 1-bus is also multiplexed internally, although independently of the M-bus, for input to the
ALS Seortrataon of the two busses permtts a relatively lightly loaded memory
bus P.ven tnough a large number of 1/0
devicES are connected to the 1-bus.
Alternatively, the 1-bus may be wired
to perform !l multiple bit shift (e.g., a
byte exchange) by connecting it to one
of the output bussc.-s. In this case, 1/0
device data is gated externally onto the
M-bus.
SCRATCHPAD

tion. CO and RO data are brought out via
two alternately enabled tri-state buffers.
lr. addition, standard looi< ahead carry
outputs, designated X and Y, are available
for full carry look ahead across any word
length.

A AN D B MULTIPLEXERS
The A and 8 multiplexers select the two
inputs to the A LS specifieo on the
micro-function bus. Inputs to the Amultiplexer include the M-bus, the
scratr.hpad, and the accumuiator. The
B·multiplexer selects either the 1-bu:;
the a'=cumulator, or the K·bus. The'
selected a-multiplexer input is always
logically AND~d with the data on the
K-bus (see below) to provide a flexible
masking and bit testing capability.
ALS AND K-BUS

MAINMlMOkY
AOORfSS

The ability of the K-bus to mask inputs
to the ALS greatly increase~ the versatility of the CPE. During non-arithmetic
operations in which carry propagation
has no meaning, the carry circuits are
used to per.form a word-wise inclusiveOR of the bits, masked by the K-bus,
froru the register or bus selected by the
function decoder. Thus, the CPE provides a flexible bit testing capability.
The K-bus is also used during arithmetic
operations to mask portions of the field
being operated upon. An additional
function of the K-bus is that of supplying constants to the CPE from the
microprogram.

MEMORY ADDRESS REGISTER
AND A-BUS
A separate ALS output is also avail·
able to the memory address regtster
(MAR) and to the A·hus via a three·
state output buffer. Conventional usage
ot the MAR and A-bus ic; for sending ad·
dresse~ to an ex tern a I main memory.
The MAR and A-bus may also be used
to select an external device when
executmg 1/0 operations.
OAT/ OUI

o,

Co

-c)=

L

,_.._OU_TPU_T .

._,.._•u_"~-R

lOOit AHEAD
CARRY OUTPUTS

I

_

jx

lv -+------1

our co - o - - - - - - - 1
UH ,.,. ll - 9 - - - - - - - - t

c.'RRY

AJ<tTHMETICII O~IC
SlCTIOM

I

cut-i

I
I
I

The scratchpad contains eleven registers
designated Ro through Rg and T. The
output of the scratchpad is multiplexed
internally for input to ALS. The ALS
output is returned for mput into the
scratch pad.

I
I

ACCUMU LATOR AND 0-BUS

-~==t:::t==t::t:=::J I

r-:..J

An independent register r:!lled the
accumulator (AC) is available for storing
the result of an ALS operation. The
output- of the accumulntor is multi
plexed inte1 nally for input back to the
Flvure 2. 3002 Block Diagram

·--

UfUORY
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DATA IN
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RJNCTfONAL DESCRIPTION
During each micro-cycle, a microfunction is applied to F·bus inputs of
the CPE . The micro-function is decoded,
the operands are selected by the multi·
plexers, and the specified operation is
performed by ALS. if a negative going
clock edge is applied, the result of the
ALS operation i~ either deposited in
the accumulator or written into the
selected scratchpad register. In addition,
certain operations permit related ad·
dress data to be deposited in the MAR.
A new micro·f•Jnction should only be
applied following the rising edge of the
clock.
By ext~rnally gating the dock input to
CPE, referred to as conditional clocking,
the clock pulse may be selectively
omitted during a micro-cycle. Since the
carry, shift, and look-ahead circuits are
not clocked, their \lUtputs may be u~ed
to perform a variety of non-destructive
tests on data in the accumulator or in
the scratch pad. No register con tents are
modified by the operation due to the
absence of the clock pulse.

The micro-function to be pe1 formed is
determined from the function group
(F·Group) and register group (A-Group)
selected by the detta on the F-bus. The
F-Group itt specified by the upper three
bits of data, F 4 -Fs. The A-Group is
specified by the lower four bits of data,
F0 -F 3 • R·Group I. contains Ro through
Rg, T, and AC and is denoted by the
symbol Rn. R·Group II and A-Group Ill
contain only T arod AC. F-Group and
A-Group formats tlre summarized in
Appendix A.
Th~ following is a detailed explanation
of each of the CPE micro-functions.
A general functional description of each
operation is given followed by two
addstional descriptions wh1ch explain
the result of the micro-function with
both K-bus inputs at logical 0 or both at
logical 1. In most cases the effect of
placing the K-bus in the all-one or the
all zero statE: is to either :;elect or de·
select the accumulator in the operation,
respectively. A rT"icro-funl. tion
m.,ernonit; is included with each descrip·
tio11 for reference purposes and to assist
in the design of micro-assembly
languages. The micro-functions arc sum·
marized m Appendix B. The effective
micro functions for the all-zero and the
all-one K·bus states arr~ summarized in
Appendix C and D, respectively.

F-GROUP 0

R·GROUP I

Logically AND the contents of AC with
the data on the K·bus. Add the result to
the contents of R0 and the value of the
carry input (CI). Deposit the sum in AC
and R0 •

I LA
K·B.US = 00
Conditionally increment R0 and load
the result in AC. Used to load AC from
R0 or to increment Rn and load a copy
of the result in AC.
ALR
K·BUS= 11
Add AC and Cl to Rn and load there·
suit in AC. Used to add AC to a register.
If Rn is AC, then AC is shifted left one
bit position.
F·GROUP 0
A-GROUP II
Logically AND the contents of AC with
the data on the K·bus. Add the result to
Cl and the data on the M-bus. Deposit
the sum in AC or}. as specified.
ACM
K·BUS = 00
Add Cl to the data on theM-bus. load
the result in AC or T, as !:pecified. Used
to ioad memory data in th.e spec;fied
register, or to load incremented mem·
ory data in the specified register.
AMA
K·BUS = 11
Add the data on the M·bus to AC and
Cl, and load the result in AC or T, as
specified. Used to add mPmory data
or incremented memory data to AC
and store the sum in the specified
register.
R·GROUP Ill
F·GROUP 0
(General description omitted, see Ap·
pendix B.)
SRA
K·BUS = 00
Shift the contents of AC or T. as speci·
tied, right one bit position. Place the
previous low order bit value on RO and
fill the high order bit from the data on
Ll. Used to shift or rotate AC or T
right one bit.·
(K-bus = 1·1 description omitted, see
Appendix B.)

f·GROUP 1
A-GROUP I
Logically OR the contents of An with
the data on the K~bus. Deposit the re·
suit in MAR. Add the data on the K·bus
to contents of Rn and Cl . Deposit the
result in Rn.
LMI
K·BUS = 00
Load MAR from R0 • Conditionally
increment Rn . Used to maintain a
macro-instruction program counter.
DSM
K-BUS = 11
Set MAR to all one's. Conditionally
decrement Rn by one. Used to force
MAR to its highest address and to
decrement Rn.
R·GROUP II
F-GROUP 1
Logically OR the data on theM-bus with
the data on the K-bus. Deposit the re·
suit in MAR. Add the data on the K·bus
to the data on the M-tJus and Cl. De·
posit the sum in AC or T, as specified.
LMM
K·BUS = 00
load MAR from the M·bu~. Add Cl to
the data on the M-bus. Deposit the re·
suit in AC or T. Used to load the
address register with memory data for
macro-instructions using indirect
addressing.
LDM
K·BUS = 11
Set MAR tc all ones. Subtract on~
from the data on the M·bus. Add Cl
to the difference and deposit the result
in AC or T, as specified. Used to load
decremented memory data in AC o; T.
R·GROUP Ill
F·GROUP i
Logically OR the data on the K·bus with
the complement of the contents of AC
or T, as specified. Add the result to the
logical AND of the contents of specified
register with the data on the K·bus. Add
the sum to Ct. Deposit the result in the
specified register.
CIA
K·BUS = 00
Add Clto the complement of the con·
tents of AC or T, as specified. Deposit
the result in the specified register. l.Jsed
to form the 1's or 2's complement of
AC or T.
DCA
K·BUS = 11
Subtract one from the contents of AC ·
or T, as specified. Add Cl to the dif·
terence and deposit the sum in the
specified register. Used to decrement
AC or T.

.. -
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FUNCTIONAL DESCRIPTION (con't)
F-GROUP 2
A-GROUP I
l ogically AND the data on the K·bus
with the content! of AC. Subtract one
from the result and aljd the difference
to Cl. Deposit the sum in An.
CSR
K·BUS = 00
Subtract ol"e from Cl and deposit the
difference in Rn. Used to conditionally
clear or set Rn to ail o·s or 1's,
respect ively.

SDA
K·BUS = 11
Subtract cme frorn AC and add the
di fference to Cl. Deposit the sum in
Rn. Used to store AC in Rn or to store
the decremented value of AC in R0 •
R·GROUP II
F-GROUP 2
Logically AND the data on the K·bus
with the contents of AC. Subtract one
from the result and add the drfferer.ce
to Cl. Deposit thf: sum in AC or T,
as specified.
CSA
K-BUS = 00
Subtract Or'e from Cl and deposit the
difference in AC or T, as specified. Used
to condition:JIIy clear or set AC or T.
K·BUS = 11
Subtract one from AC and add the
difference to Cl. Deposit the sum in
AC O• T, as specified Used to store
AC in T, or decrement AC, or store
the decremented value of AC in T.
SOA

A-GROUP Ill
F-GROUP 2
logically AND the data of the K-bus
with the data on the l·bus. Subtract one
from the result and add the difference
to Cl. Deposit the sum in AC or T, as
specified
(K-bus = 00 description omitted, sec
CSA above.)

LDI
K-BUS = 11
Subtract one from tt.e data on the l·bus
and add the dit!erence to Cl. Deposit
the sum in AC or T, as specified.
Used to to11d input bus data or deere·
mented im1ut bus data in the specified
rPgiste~

F-GROUP 3

A-GROUP I
Logic;:tlly AND the r.onteots of AC with
the data on the K-bus. Add the contents of Rn and C; to the result. Deposit
the sum in Rn.
I NR
K-BUS =00
Add Ci to thll contents of Rn and
deposit the s.Jm in Rn. Used to in·
crement Rn.
ADR
K-BUS = 11
Add the contents of AC to R n. Add the
result to Cl and deposit the sum in R".
Used to add the accumulator to a register
or to add the incremented value of the
accumulator to a register.

F·GROUP 3
R·GROUP II
(All descriptions omitted, identical to
F-Group 0/R-Group II described above.)
F·GAOUP 3
R·GROUP Ill
Logically AND the data on the K·bus
with the data on the 1-bus. Add Cl
and the contents of AC or T, as specified, to the result. Deposit the sum in
the specified register.

INA
K·BUS =00
Conditionally increment the contents of
AC or T, as specified. Used to increment AC or T.
AlA
K-BUS = 11
Add the data on the 1-bus to the con·
tents of AC or T, as specified. Add Cl
to the result and deposit the sum in the
specified register. Used to add input
data or incremented input d~ta to the
specified register.

R·GROUP t
F-G ROUP4
Logically AND the data on the K-bus
with the contents of AC. Logically
AND the result with the contents of
Rn. Depcsit the final result m Rn.
Logically OR the value of Cl with the
word-wise OR of the bits of the final
result. Place the value of the carry OR
on the carry output (CO) l!ne.
CLR
K-BUS = 00
Clear An to all O's. Force CO to Cl.
Used to cl~ar a register and force CO
to Cl.
ANP.
K-BIJS = 11
Logically AND AC with Rn. Deposit the
result in Rn. Force CO to one if the
rf:sult is non-zero. Used to AND thf:
accumulator with a register and te~t for
a zero result.

F-G ROUP 4
A-GROUP II
Logically AN D the data on the K·bus
with the contents of AC. Logically
AND the result with the data on the
M-bus. Deposit the final result in AC
or T, as specified. Logically OR the
value of Cl with the word-wise OR of
the bits of the fi!'lal result. Place the
value of the carry. OR on CO.
CLA
K-BUS = 00
Clear AC or T, as specified, to all O's.
Force CO to Cl. Used to clear the
specified register and force CO to Cl.
ANM
K·BUS = 11
Logically AN D the data on the M·bus
with the contents of AC. Deposit the
result in AC or T, as specified. Force
CO to one if the result is non-zero. Used
to AND M-bus data to the accumulator
and test for a zero result.
F-GROUP 4
A-GROUP Ill
Logically Ar"D the data on 1-bus with
the data on the K·bus. Logically AND
the result with the contents of AC or T,
a:i specified. Deposit the tinal result in
the specif1ed register. Logically OR Cl
with the wcrd·wise OR of the bits of
the final result. Place the value of the
carry OR on CO.
(K-bus = 00 description omitted, see
CLA above.)
ANI
K·BUS = 11
Logically AN 0 the data em the 1-bus
with the contents of AC or T, as specified. Deposit the rest.:lt in the specified
register. Force CO to one if the result
is non-zero. Used to AND the l·bus to
the accumulator and test for a zero
result.

A-GROUP I
F·GROUP 5
Logically AND the data on the K·bus
with the contents of Rn. Deposit the
result in Rn. Logically OR Cl with the
word·wi~e OR of the result. Place the
value of the carry OR on CO.
(K-bus = 00 description omitted, see
CLR above.)
1'ZR
K-BUS =11
Force CO to one if An is non-zero. Used
to test a register for zero. Also used to
AN D K-bus data with a rt:gister (see
general description) for masking and,
option31ly, testing for a zero result.

-.
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F-GROUP 6

A-GROUP II
F·GROUP 5
Logicall·i AND the data on the K·bus
with the data on theM-bus. Deposit the
result in AC or T, as specified. Logically
OR Cl with the word-wise OR of the
result. Place the value of the carry OR
on CO.
(K-bus = 00 description omitted, see
CLA above.)

A·G R.OUP II
Logically O R Cl with the word-wise
OR of the logical AND of AC and the
data on the K-bus. Place the value of
the carry 0 R on CO. Logically 0 R the
data on the M-bus, with the logical
AND of AC and the data on the K-bus.
Deposit the final re~ult in AC or T,
as specified.

LTM
K-BUS = 11
Load AC or T. as specified, with data
from the M-bus. Force CO to one if the
result is non-zero. Used to load the
specified register from memory and test
for a zero result. Also used to AND
K-bus data with M·bus data (see general
de4icription) for masking and, opt!onally,
testing for a zero result.

LM F
K·BUS = 00
Load AC or T, as specified, from the
M-bus. Force CO to Cl. Used to load
the specified register with m~mory data
and force CO to Cl.

A-GROUP Ill
F-GROUP 5
Logically AND the data on K-bus with
contents of AC or T, as specified. Deposit the result in the specified register.
Logically 0 R Cl with the word w•se OR
of the result. 1-'lace the value of th~
carry OR on CO.
(K-bus =00 description omitted, see
CLA aJx>ve.}
TZA
K·BUS = 11
i=orce CO to one if AC or T, as specified, .
is non-zero. Used to test the specified
register for zero. Also used to AND
K·bus data to thr specified register (see
general description) for masking and,
optionally, testing for a zero result.

A-GROUP I
F-GROUP 6
Logically OR Cl with the word-wise
OR of the logical AND of AC and the
data on the K-bus. Place the result of
the carry OR on CO. Logically OR the
contents of An with the logical AND
of AC and the data on the K-bus.
Deposit the result in An.
NOP
K·BUS = 00
Force CO to Cl. Used as a null opera·
tion or to force CO to Cl.
ORR
K·BUS = 11
Force CO to one if AC is non-zero.
Logically OR the contents of the accumulator to the contents of An. Deposit the re!.ult in Rn . Used to OR the
accumulator to a register and,
optionally, test th~ previous accumulator value for zero.

ORM
K·BUS = 11
Force CO to one if AC is non-zero.
Logically OR the data on the M·bus with
the contents of AC. Deposit the result
in AC or T, as specified. Used to OR
memory data with the accumulator and,
optionally, test the previous value of
the acc~mulator for zero.
F-GROUP 6
A-GROUP Ill
logically OR Cl with the word-wise OR
of the logical AND of the data on the
1-bus and the data on the K-bus. Place
the v~lue of the carry OR on CO. Logically AND the data on the K-bus with
the data on the 1-bus. Logically OR the
result with the contents of AC or T,
as specified. Deposit the final result
in the specified register.
(K-bus = 00 description omitted, see
NOP above.)
ORI
K·BUS = 11
Force CO to one if the data on the
1-bus is non-zero. Logically OR the
data on the 1-bus to the contents of
AC or T, as specified. Deposit the
result in the specified register. Used to
OR l·bus data with the specified
register and, optionally, test the 1-bus
data for zero.

A-GROUP l
F-GROUP 7
Logically OR Cl with the word-wise OR
of the logical AND of the contents of
Rn and .4C and the data on the K·bus.
Place the ~altte of the carry 0 R on CO.
Logically AND the data on the K-bus
with the contents of AC. Exclusive·
NOR the result with the contents of
Rn. Deposit the final result in Rn.
CMR
K·BUS = 00
Complement the contents of Rn· Force
CO tc Cl.

K·BUS = 11
Force CO to one if the logical AN D of
AC and Rn is non-zero. Exclusive-NOR
the contents of AC with the contents of
Rn. Deposit the r!sult in Rn. Used to
excl usive-NOR the accumu lator with
a register.

XNR

F-GROUP7
A-G ROUP II
Logically O R Cl with the word-wise
OR of the logical AND of the contents
of AC and the data on the K-bus and
M-bus. Place the value of the carry OR
on CO. Logically AND the data on the
K-bus with the contents of AC. Exclusive-NOR the result with the data on
the M-bus. Deposit the final result in
AC or T, as specified.
LCM
K-BUS-= 00
Load the complement of the data on
theM-bus into AC or T, as specified.
Force CO to Cl.
XNM
K·BUS = 11
Force CO tc one if the logical AND of
AC and the M·bus data is non-zero.
Exclusive-NOR the contents of AC with
the data on theM-bus Deposit the
result in AC or T, as specified. Used to
exclusive-NOR memory data with
the accumulator.
A-GROUP Ill
F·GROUP 7
Logically OR Cl with the word-wise
OR of the logical AI\JD of the contents
of the specified register and the data on
the 1-bus and K-bus. Place the value of
the carry OR on CO. Logically AND
the data on the K·bus with the data
on the 1-bus. Exclusive-NOR the
result with the contents of AC or T, as
specified. Deposit the final result in
the specified register.
K·BUS = 00
CMA
Complement AC or T, as specified. Force
CO to Cl.
XNI
K·BUS = 11
Force CO to one if the logical AND of
the specified register and the l·bus data
is non-zero. Exclusive-NOR the contents
of AC with the data on the 1-bus. De·
posit the result in AC or T, as specified.
Used to exclusive-NOR input data with
the accumulator.
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D.C. AND OPERATING CHARACTERISTICS ·
ABSOLUT E MAXIML!M RATINGS*
Temperature Under Bias • . . . . . . . • . • • • • . • • • • • • • • • • • • • • • • • • • . • • • • • • • • • • • . • • • • • • • • • • • . . • 0°C to 70°C
Storage Temperature •.• . •..•. . •.•••••.••.•••.•••••••••••••.••.•••.•••••••••••.•• -65°C to +160°C
All Output and Supply Voltages .••. . •....

~

• • . • • • . • • • • • • • • • • • • • • . . • • • . • • . . . . . • . • . . • . . • . -o.5V to +7V

All Input Voltages ...•••... .. .•...••.••••••••.••••••.••.•••••.•••••••...•••.•••..• -1.0V to +5.5V

..

Output Currents • . . . . . . . . . • . . • . • . . • • . • • . • • • . • • . •••••.• : . • • • • • • . . . • • • • • . . . . . • • • • . . . . . • 100 mA
•coMMENT: Stresse:; above those lis:ed under .. Absolute Maximum Ratings" may cause permanent damage to the device. Thb: is a stress rating only
and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not

implied. Exposure to abs:olute maximum ratings for extended p~riods may effect device reliability.

TA :.: OnC to +70°C

LIMITS
SYMBOL

PARAMETER

Vc

Input Clamp Voltage (All
Input Pins)

IF

Input Load Current:
F0-F 6 ,CLK,K0 ,K, , EA,ED
10 , 1, M0 , M, Li
Cl

lA

MIN

MAX

-o.a

-1.0

-o.os
-o.8s
-7.3

-o.25
-1.5
-4.0

mA
rnA
mA

Vee

40

11A
11A
11A

Vee = 5.25V, VR = 5.25V

Input Leakage Current:
F0 -F 6 , CLK,K0 ,K 1 ,EA,ED
10 , 1,, M0 , M1 , u
Cl

VaL

Input Low Voltage

V1H

Input High Voltage

Icc

Power Supply Current

VoL

Olltput Low Voltage (All
Output Pins)

VoH

Output High Voltage (All
Output Pins)

los

Short Circuit Output Current
(All Output Pins)

lo(off)

Off State Output Current
Ao. A,, De and D1 Only

60

180

UNIT

v

CON DITIONS
Vee ~

4.75V, le = ·-5 mA

= 5.25V, VF = 0.45V

0.8

v
v

145

190

rnA

0.3

0.45

v

Vee= 4.75V, loL = 10 mA

v

Vee= 4.75V, loH = -1 rnA

2.0

2.4

3.0

-1 5

-25

NOTES:
Typical \'alues are for TA .. 2~/' e and nt'rr.inal supply voltage
(2) CLK input grounded, other inputs open.

(1)

TYP(1 )

Vee= 5.0V

Vee

= 5.25V~2 ,

-60

rnA

Vee= 5.0V

-100
100

llA
11A

Vee = 5.25V, Vo = 0.45V
Vee = 5.25V, Vo :: 5.25V

-.
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A.C. CHARACTERISTICS AND \YAVEFORMS
TA

= 0°C to 70°C, Vee= 5V ±5%
PARAMETER

SYMBOL

MIN

TYP(1)

MAX

UNIT

tcv

Clock Cycle Time

100

70

ns

twp

Clock Pulse Width

33

20

ns

tFs

Function Input Set-Up Time (Fo through F6 )

60

40

ns

tos
tss

Data Set-Up Time:
lo. 11 • Mo. M 1, K0 , K,
Ll, Cl

50

27

30
13

ns
ns

5
5

2

liS

10 , 11 , M0 , M 1 , K 0 , K 1

4

Ll, Cl

15

2

ns
ns

fFH
toH
tsH
txF
txo
txT
txL
teL
tcr

tcF
teo
tee
toL

toe

Data and Function Hold Time:
Fo through Fs

Propagation Delay to X, Y, RO from :
Any Function Input
Any Data Input
Trailing Edge of CLK
Leading Edge of CLK

37
29
40

NOTE :
(1) Typical values ~tre forT A

.. 25"C

105

20

48
43
30
14

Propagation Delay to Ao. A1 , D0 , D1 from:
Leading Edge of CLK
Enable Input ED, EA

60

92

17

Propagation Delay to CO from:
Leading Edge of CLK
Trailing Edge of CLK
Any Function Input
Any Data Input
Cl (Ripple Carry)

52
42

70
65
55

25

ns
ns
ns
ns
ns
ns
ns
m;
ns

32
12

50
25

ns
ns

TYP

MAX

UNIT

and nominal supply voltage.

TEST LOAD CIRCUIT:

TEST CONDITIONS:

Vee

Input pulse amplitude : 2.5 V
Input rise and fall times of 5 ns between 1 and 2 voltt.
Output loading is 10 mA ar.d 30 pF.
Speed measurements are made at 1.5 volt levels.

ouT o---4>---4
JOpF

1 KH

CAPACITANCE(2 t T A = 25°C
PARAMETER

SYMBOL

MIN

ciN

Input Capacitance

5

10

pF

CouT

Output Capacitance

6

12

pF

NOTE:
(2t This parameter is periodical:y samp!ed anci is not 100% tested. Condition of measurement is f =1 MHz, VeiAS .. 2.5V. Vee "" 5.0V and
TA a 25°C.
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3002 Y/AVEFORMS

---·---

~

CLOCK INPUT
CLK

·~·-----------------~

\ _______,j-------------

iE---ty,'P

FUNCTION INPUTS
Fo-Fo
- - - tos ----------41~- toH

DATA INPUTS
10, 11 , K 0 , K 1, M 0, M 1

,--------

=J

-~-+-----------------------~------~~~-;r~~-~==~---_-_-_-_::~

CARRY AND SHIFT
INPUTS Ll, Ct

CARRY fND SHIFT
OUTPUTS X, Y, RO

----+- ----

lli=

tcT

tcF
~o--------------~

'------

co - - - - - - - - - - - ---- - - - - - - - - - - - 1

I

ENABLE INPUTS
EA,EQ _ _ _ _

-

.

r--------------------

--JF•oe~
--

DATA OUTPUTS
Ao:A 1 ,o0 .o 1 - - - - - - - - - - - - - - '

~

•oL

*1

,----------, ----~--
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TYPICAL AC AND DC CHARACTERISTICS
Power Supply Current vs Temperature

I

150

1
.

~

..1

t

i

c

i

-

t40

1JO

I

.11
120

0

25 r-------,------~---------r-------~---~~

l

'Icc • s.ov

!Z

""a:z
,.B

Output Current vs Output Low V!»ltage

~

25

""'

50

0

2

TEMPERATURE t•ct

3

5

4

OUTPUT VOLTAGE

Output Current vs Output High Voltage

Clock Pulse Width vs Vee and Temperature

0

-·

JO
25·c---=-r7'7.
Vee • SOY

---

-I
:;

10•c

- · r.•c

1

20

i

f.-·

I

"'...

i

:Ill:

~ac

1·: ITI~,

-25
0

3

2
OUTPUT VOLTAGE

Propagation Delay Function Inputs !o
Cascade Outputs vs Vec and lempcratura

lO

~

.
:E

t=

::»

I

,.j

~~
~

~

1&1

"'I
J

50

I
20

j

"'z
Q

70"C

40

2S•c

~

0

t:
<C
0
<C

2S•c

75•c

10•c

a:

2S•c

10

o"c

~

D.

.
I

30

.L LJ

~

0

2a

5.0

4.75

5.25

4.75

Vee I"OLTSI

Vee IVOLTSt

Propagation Delay Clock to
.,A" and .,0, Data Outputs vs Vee and Temperature
40

j

,.
j

"'Q

15

~
1o•c

25•c
lO

z

I

----

"

..1

"'z
Q

I

~

§

tS

10

40

0

;:

..,
o(

I

20

TA • 25°C
Vee • 5.ov

,.

..!

25

~·

Propagation Delay Clock to
"A" and "0" Data Output vs Load Capacitance
50

0

i=
o(

5.25

Vee IVOLTSI

Cllrry in Set Up Time vs Vee and Temperature

!

~0

435

4

_ _,_ _ _,

- - --------

I

-20

I

~

c.:s

<C

~

._,
A:

30

I

9

20
5.0
Vee IVCII. TSI

5.25

0

50

UIO
LO.I\0 CAP,.CIT ANC~ lpf I

150
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APPENDIX A AJNCTlON AND REGISTER GROUP FORMATS
·- ·- - - - - - - - - · · ---- FUNCTION
GROUP
0
1
2
3
4
5
6
7

REGISTER

GROUP

F6

5

4

0

0

0
0
0
1
1

0
1
·1
0

0
1
0
1

0

1

1
1

1
1

0

REGISTER

Ro

R1
R2
R3

R4

As

Ill

0

1

F3

2

1

0

0
0
0
0
0

0
0

0
0

0

1

0
1
1 .
1
1

1
0
0
1
1
0

0
1
0
1
0
1

T
AC

1

1
1

T
AC

1
1

0

Rg

II

..

0
0
0
1
1
1

Rs
R7
Ra

... ---·-·

0
0

(l

1
0

0

1

0

0

0

1
0
1

0

T

1

0

AC

1

1
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APPENDIX B

MICRO-FUNCTION SU~1MARY

f·GROUP

R·GROUP

MICRO-FUNCTION
Rn + (AC A K) + Cl :. Rn. AC

0

I!

M + (AC A K) + Cl _. AT

Ill

ATL A (IL A Kd _. AO
U V [(IH A KH) A ATHJ -.ATH
[ATL A (IL A KL)] V [ATH V (IH A KH)]-. ATt
K v Rn _.MAR

Rn + K + Cl _. Rn

II

K v M -.MAR

M + K+ Cl _.AT

Ill

(AT v K) +(AT A K) + Cl _.AT
(AC A K) -1 + Cl -+ Rn

2

II

(AC A K) -1 + Cl _. AT

Ill

(I A K) -1

+ Cl

Rn + (AC A K)

3

4

5

6

7

-.AT

}

(see Note 1)

+ Cl -+ An

II

M + (AC A K) + Cl _.AT

Ill

AT+ (I A K) + Cl-+ AT
Cl v (An A AC A K)-+ .CO

Rn A (AC " K) -+ Rn

II

Cl v (M " AC " K) -+ CO

M " (AC A K)

Ill

Cl V (AT A lA K)-+ CO

A:r A (I A K)-+ AT

Cl v (Rn 1\ K)-+ CO

K A Rn-+ Rn

II

Cl v (M 1\ K) -+CO

KAM-+AT

Ill

Cl v (AT 1\ K) -+ CO

K AAT-+AT

Cl v (AC " K) -+ CO

Rn V (AC A K)- Rn

li

Cl v (AC A K) _.CO

M v (AC A K) -+ AT

Ill

Cl v (I A I<) -+CO

ATV(I/\K)-+AT

Cl v(RnAAC AK)-+CO

An i (AC A K) -+ Rn

v

II

Cl

(M A AC t\ K) -+ CO

Ill

Cl V (AT A I A K)-+ CO

M

i (AC

AT

I, K, M
Cl, Ll
CO, RO
Rn

AC
AT

MAFt
L, H

+

AT

A K) -+ AT

i (I A K)-+ AT

NOTE:
1. 2'1 complement arithmetic adds 111 ... 11 to perform subtraction of 000 ... 01.

SYMBOL

-+

MEANING
Data on the I, K, and M busses, respP.ctively
D3ta on the carry input and left input, respectively
Data on the carry output and right output, respectively
Contents of register n including T and AC (A-Group I)
Contents of the accumulator
Contents of AC or T, as specified
Contents of the memory address register
As subscripts, designate low and high order bit, respectively
2's complement addition
2's complement s•Jbtraction
Logical AND
Logical OR
Exclusive-NOR
Deposit into
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ALL-ZERO AND ALL-ONE K-BUS fJUCRO-FUNCTIONS

APPENDIX C

K-BUS = 00 MICRO-FUNCTION
Rn

+ Cl -+

Rn, AC

M+CI -+AT

:+ ATL

K-BUS = 11 MICRO-FUNCTION
AC + Rn + Cl -+ R0 , AC

ALA

ACM

M + AC + Cl -+ A.T

AMA

· sRA

(See Appendix B)

ATH

Rn -+MAR

Rn + Cl-+ Rn

LMI

11-+ MAR

Rn - 1 + Cl -+ Rn

M-+MAR

M + Cl-+ AT

LMM

11-+ MAR

M -1 +CI-+AT

CIA

AT- 1 + Cl-+ AT

CSR

AC - 1 + Cl -+ Rn

AT+CI-+AT
Cl- 1 -+ Rn

l

Cl- 1-+ AT

See Note 1

CSA

(See CSA above j

INR

Rn + Cl-+ Rn

(See

ACM above)

AT+ Cl-+ AT

MNEMONIC

ILR

ATL -+ RO

•

Ll-+ ATH

MNEMONIC

OSM
LDM
DCA

~

AC- 1 + Cl-+ AT

SDR

See Note 1

SDA

1-1 + Cl-+ AT

LDI

AC + Rn

ADA

+ Cl -+ Rn

(See AMA above)
INA

I+AT+CI-+AT

AlA

Cl-+ CO

0-+ Rn

CLR

Cl v (Rn " AC)-+ CO

RnA AC-+ Rn

ANR

CI-+CO

0-+AT

CLA

Cl v (M A AC) -+ CO

M A AC-+ AT

ANM

(Sec CLA above)

Cl v (AT " I) -+ CO

AT A I-+AT

ANI

(~e

CLR above)

Cl v Rn-+ CO

Rn ·+ Rn

TZR

(See

CLA above)

Cl v M-+ CO

M-+AT

LTM

Cl v AT-+ CO

AT-+ AT

TZA

(See CLA above)
Cl-+ CO

Rn-+ Rn

NOP

Cl v AC-+ CO

An v AC-+ Rn

ORR

Cl-+ CO

M-+AT

LMF

Cl v AC-+ CO

M v AC-+AT

ORM

Cl v 1-+ CO

IVAT-+AT

ORI

Rn i AC-+ Rn

XNR

Mi AC-+AT

Y.NM

leAT-+AT

XNt

{See NOP abo,te)

c:-+ co

Rn-+ Rn

CMR

Cl

Cl-+ CO

M-+AT

LCM

CIV(M

Cl-+ CO

AT-+ AT

CMA

CIV(AT

v

(An

NOTE:
1. 2's compleme,t aritt,metic adds 111 .•. 11 t? pi:rform subtraction of 000 ... 0~.

AC)-+ CO
AC)-+ CO
I)-+

co
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APPENDIX 0 TYPICAL CONFiGURATioNS :.

.

rr=========~======~lr-----=>
7
MEMORY ADDRESS BUS

t--------llp
J-

r-

(2f4 LINES)

DATA BUS TO MEMOR't
I2N LINES)

CLOCK-------------4~---4~--~------~--~--·-.-

F4-Ft '----------.

,..---H---u----+---.

-----~

CO

..-----41--1 ! - - 4 - - . = l '

Cll+-------4

3002

CARRY FROM

-+-~----.4

3001

l

Ll

I

3002
RO 1 - - - - - - · + f

M

K

-----4~1~-4~--~

~-~~~~~~--~

'---+-~·---~ 1----41--H-------~~ ~I~-~

Fo-Fl

CARRYTOW01+--~------~~~~-----------~~~-----T

M.CRDPROGRAIA [
CONSTANT /MASK
INPUT BUS
C:N LINES)
--------~~·-H---------4~~~--~

L::

===~~===::::f

_

t

tr__

------,

DATA BUS FROM

Ic=-_j MEMORY
(2N LINESI

--~ EXTERNAL Dl.TA

BLIS

~-· --------__j (2~ LINESI

Ripple.Carry Configuration

(N 3002 CPE•s)

+SV

,... .......

-----11-----

ECn + 8

c,

3003

c, + 7

X
,.....--

CARRY

FROM
3001

-

co

y
Cli4-

3002
t-- ...... Ll

no r - .

3002

3001

Carry look·Ahesd Configuration
With Ripple Through ttte L11h Slice
(32 Bit Array)

J
t-T~

CARRY
TO

.

x, v,

x,

Y,

c,. + 1

_

y

X

1+-

1+3002
~

~

I

c,. +8

x, Y,

Xo Yo

X

3002

.......

I

ECn + 6

c, .......

3003

Cn +7

.

XG Y&

x,

Y,

c" + 1

Y.o Yo

r
X

y

1+~

1+-

f43002

3002

3002

H

~·

f---+

y

f+3002
~

..._

-.
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APPENDIX 0 TYPICAL CONFIGURATiONS (.conl)

+5V

--------~--~~·--------------

l.

~E-c~-.-8------------~.~------------~
3003

x7 v7 c,. + 7

X. Y1

X y

X V
CARRY
FROtJ!

3002

3002

1-+

-

3002

-

3001

X y
~

~

3002

X y

.....
~

3002

1+-

3002

~1-+

Cl
3001
RO

CARRY

TO
3001

Carry look-~.head Configuration
With No Carr1 Ripple Through the lest Slice
(32 Bit Arrayl

NOT£: :
(1) A bit from microprogram memory can be used to replace the gate shown above and inform the 3003 of an active Shift Right operation.

intel
Intel Corporation
3065 Bowers Avenue
Stlnta Clara, California 95051
Te!: (408) 246-7501
TWX: 910-338-0026
TELEX: 34-6372

West:
1651 East 4th Street
Suite 228
Santa Ana, California 92701
Tel: (714) 835-9642
TWX: 910-595-1114
Mid-America:
6350 L.B.J. Freeway
Suite 178
Dallas, Texas 75240
Tel: (214) 661-8829
TWX: 910-860-5487
Gre~t Lakes Region:
856 Union Road
Englewood, Ohio 45322
Tel: (513) 836-2808

East:
2 Militia Drive
Suite 4
Lexington, Massachusetts 02173
Tel: (617) 861-1136
TELEX: 92-3493

NOTE. This is a preliminary specification
and is iubject tn !'evis•on without notice.

Mid-Atlantic:
520 Pennsylvania Avenue
Fort Washington, PA 19034
Tel: (215) 542-9444
Europe:
216 Avenue louise
Brussels B1050
Tel: 649-20-03
Orient:
Intel Japar. Corporation
Kasahara Building
1-6-10, Uchikanda
Chiyoda-ku
Tokyo 10i
Tel: 03-295-5441
TELEX: 781-28426

-.
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APPEl'TDIX 3

Digitizer Microprogramming

66
Shown in Figure 1 is the simplified flow diagram of the digitizer.

Seven initial operations, are shown in Figure 10, must be

performed.

A list of these initial operations is

= Treq

o.

1

Set R7

2

Set CT R = R 9

3

Set Rl = 0

4

Set AC

5

Set M[O]

(CONF COUNT) = 0.

6

Set M[l]

(MP COUNT)

7

Set M[2]

(PREDICT COUNT) = 0.

=

= 0.

(used for OUTPUT ADDRESS).

= 0.
= 0~

The CSR* micro-instruction is used to set R 7, R9 and Rl equal
to zero.

Shown in Figure 2 is a listing of tl1e micro-instruction
All steps through 18 are of a straightforward nature

program.

and can be followed with the use of Appendices 1 and 2.
is a jump on the carry, generated via step 17.
the condition of the carry for step 17:
NO CARRY generated
CARRY generated

* Appendix

CTR

>

TREQ

TREQ
>

2 contains detailed information
regarding the 1nj era-instructions.

CTR

Step 18

Given below are

67
If TREQ ~ CTR

then steps 24 and 25 are performed.

Before

exiting, R9 and Rl must be preset for re-entry at a later time Vla
step 8.

Presetting R_9 and Rl 1s done via steps 21 through 23.

CTR > TREQ' then steps 19 and 20 are performed.

If

Again, before

exiting, R9 and R1 must be preset and is done via steps 21 through

23.
Shown in Figure 3 is the state diagram for the microinstruction program of the digitizer.
the initial entry point,

The state diagram shows

re-entry point, I/0 points, and exit point.

Sho,J:m in Figure 4 is the microprogram Program Memory
Map.

This mem.ory map sho\vs the location of each micro-

instruction and represents the actual . steps in the progran1.
program step flow in Figure 4 can be followed by using the
State Diagrams in Figure 3.

The
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INITIAL
SET UP

· R7=0
R9=0
Rl=O
A6=0
M[O]=O

M[l]=O
M[2]=0

ZERO CTR
IN MEMORY

STORE CTR
IN MEMORY

RESET CTR
TO 0

Simplified flo\\' diagram of the Digitizer
Figure 1
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F

FC

i

I

l

CSR-7
CSR-9
CSR-1
ILR-1,AC
LMi-1

!

FF1,HCZ
FF1,HCZ
FF1,HCZ
FFO,HCZ
Ffl,HCZ

AC

0
0

CO""ENT

JCR-1
JCR-4
JCR-6
JCR-7
JCR-8

SETTINGS TREQ = R7 = 0
SETTING CTR = R9 = 0
1-0
SETTING R1 = 0
0
SEITING AC = 0
I
5
0
SETTING OUTPUT ADDRESS = 0
UPCOUNTING R1
OUTPUi AT THIS POINT M[O] +0
R1 = Rl + 1 = 1
CONF COUNT = 0
6
FFl,HCZ
LMI-1
0
JCR-9
SETTING OUTPUT ADDRESS = 1
UPCOUNTING R1
OUTPUT ftT THIS POINT M[1] +0
R1 = R1 + 1 = 2 I MP COUNT = 0
7
LMI-1
FFl,HCZ
0
JCR-12
SETTING OUTPUT ADDRESS = 2
I
UPCOUNTING R1
OUTPUT AT THIS POINT M[2] +0
R1 = Rl + 1 = 3
~R!DICT COUNT = 0
I
8
JCR-13
SETTING OUTPUT ADDfiESS = 3
LHI-1
Ffl,HCZ
0
UPCOUNTING R1
INPUT FROM MEMORY TO GET TREQ WHICH IS STORED IN M[3], R1 = R1 + 1 = 4
FFO,HCZ
9 ACM-AC
0
JCR-14
STORING TREQ INTO THE AC
REGISTER AC + TREC
10
ORR-7
FFO,HCZ
1
JCR-15
STORING TREQ lhiO R7
R7 V AC + R1 = 0 V AC + R7
11
FFO,STC
OR1-AC
1
CO+IVO=I
JCC-1
AC + I V 0 = I, SET C
12
FFO,HCZ
NOP-7
0
JCF-0
JUMP-BRANCH, C = DATA
DATA= 0, STEP 13; DATA= 1, STEP 15
13
FF1, HCZ
II.R--9
0
JCC-1
CTR = CTR + 1 + R9
14
FFO,HCZ
EXIT
DECREMENT R1, R1 = 3
DSM-1
1
PRESETTING R1 FOR REENTRY
I
EXIT PRCGRAHS WAIT UNTIL NEXT 100-~s CYCLE, AND ENTER AT STEP 9.
STEP 16 iS DONE SO THAT STEP 9 CAN oE HADE iHE POINT OF REENT~Y IN ALL CASES.
ILR-9,AC
FFO,HCZ
0
JCC-1
CTR + AC
15
C1A
FF1 ,HCZ
0
JCR-8
CTR + 1 + AC
16
TAKE COMPL OF CTR PLUS ONE + ~C
(CT[ + 1) + TREQ + AC
fFO,STC
JCR-7
17
ALR-7
USED TO GENERATE Co
JUMP-BRANCH, Co = 1 + TREQ ~ CTR
FFO,HCZ
0
18
N0?-7
JCF-0
Co= 1, STEP 24; Co= 0, STEP 19
CTR > TREB· ZERO CTR IP~ ME~Rf
FF1,HCZ
JCC-1
0
19
LMI-1
SETTING 0 TPUT ADDRESS = 4, Rl + R1 + 1
20
CLA-CO,AC
FFO,HCZ
0
JCR-1
SETTING AC + 0
OUTPUT AT THIS POINT M[4] +0 CTR IN MEMORY HAS BEEN SET TO ZERO
21
CLR-9
FFO,HCZ
0
JCR-0
SETTING R9 + 0
PRESETTING FOR REENTRY
DECREMENT Rl, Rl = 4
22
DSM-1
FFO,HCZ
JCC-2
PRESETTING R1 fOR REENTRY
FFO,HCZ
1
EXIT
DECREMENT R1, Rl = 3
DSM-1
23
PRESETTING R1 for REENTRY
EXIT PROGRAM WAIT UNTIL NEXT 100-ps CYCLE AND .REENTER AT STEP 9
FF1 HCZ
0
JCC-1
TREO > CTR STORE CTR IN MEMORY
24 . LHI-1
•
SETTING OUTPUT ADDRESS = 4, R1 + R~+
1
ILR-9,AC
FFO,HCZ
0
JCR-1
LOADS
CTR
IN
AC
REGISTER
AND
THEH
GO
25
THROUGH PRESETS
GO TO STEP :!1
OUTPUT AT THIS POINT M(4] +CTR ' Rl = R1 + 1 s 5
2
3
4

I

I
I

I

I

K

I
I

I

I

I

I

I

I

I
I

NOlES: M(O]

= CONF

COUNT
M~1J = HP COUNT
M~2~ = PREDICT COUNT
Hl3 = TREQ = R7
M[4 ., CTR
CTR .s R9

Fa
Co

+

~----------~----------------~----CARRY .. TREO > CTR

&

l1 & C1
Ro .. F1

NO CARRY

+

CTlf

>

TREQ

Micro-instruction Program Listing for the Digitizer
Figure 2
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ENiER DIGITIZER
ROUTINE

CONF
COUNT

~Cioft

EXIi
REENTER
STEP 9

CTR"'-COUNT

r..-..li'hl

Digitizer State Diagram
Figure 3

EXIT
REENTER
STEP 9
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COL O

ROW O

1 2119 24 j 3
22 21 20 25

•

4

s

6 1!13

~17 .

1sls

14 16

g 10 11 ,

[g

,23

MICROPROGRAM MEMORY ROM

,..._ ROW

·- --------=----t
.COL

l\,fcmory 1\1ap £or the Digitizer

..

.

Figure 4

15

31
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